N-Channel UniFET II MOSFET

500 V, 2.5 A, 2.5 Ω

UniFET II MOSFET is ON Semiconductor's high voltage MOSFET family based on advanced planar stripe and DMOS technology. This advanced MOSFET family has the smallest on–state resistance among the planar MOSFET, and also provides superior switching performance and higher avalanche energy strength. In addition, internal gate–source ESD diode allows UniFET II MOSFET to withstand over 2 kV HBM surge stress. This device family is suitable for switching power converter applications such as power factor correction (PFC), flat panel display (FPD) TV power, ATX and electronic lamp ballasts.

Features

- $R_{DS(on)} = 2.1 \Omega \text{ (Typ.)} @ V_{GS} = 10 \text{ V}, I_D = 1.25 \text{ A}$
- Low Gate Charge (Typ. 6.2 nC)
- Low C_{rss} (Typ. 2.5 pF)
- 100% Avalanche Tested
- Improved dv/dt Capability
- ESD Improved Capability
- These Devices are Pb-Free and are RoHS Compliant


Applications


- LCD / LED TV
- Lighting
- Charger / Adapter



ON Semiconductor®

www.onsemi.com





CASE 369AR

ORDERING INFORMATION

See detailed ordering, marking and shipping information on page 2 of this data sheet.

ABSOLUTE MAXIMUM RATINGS ($T_C = 25$ °C unless otherwise noted)

Symbol	Parameter		Value	Unit	
V _{DSS}	Drain-to-Source Voltage	ource Voltage		V	
V _{GSS}	Gate-to-Source Voltage		±25	V	
I _D	Drain Current	Continuous (T _C = 25°C)	2.5	Α	
		Continuous (T _C = 100°C)	1.5	1	
I _{DM}	Drain Current	Pulsed (Note 1)	10	Α	
E _{AS}	Single Pulse Avalanche Energy (Note 2)		114	mJ	
I _{AR}	Avalanche Current (Note 1) Repetitive Avalanche Energy (Note 1)		2.5	Α	
E _{AR}			4	mJ	
dv/dt	Peak Diode Recovery (Note 3)		10	V/ns	
P _D	Power Dissipation	T _C = 25°C	40	W	
		Derate Above 25°C	0.3	W/°C	
T _J , T _{STG}	Operating and Storage Temperature Range	•	-55 to +150	°C	
TL	Maximum Lead Temperature for Soldering Purposes (1)	300	°C		

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Repetitive rating: pulse–width limited by maximum junction temperature. 2. L = 36.6 mH, I_{AS} = 2.5 A, V_{DD} = 50 V, R_{G} = 25 Ω , starting T_{J} = 25°C. 3. $I_{SD} \le 2.5$ A, di/dt ≤ 200 A/s, $V_{DD} \le BV_{DSS}$, starting T_{J} = 25°C.

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{ heta JC}$	Thermal Resistance, Junction-to-Case, Max.	3.1	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient, Max.	90	

PACKAGE MARKING AND ORDERING INFORMATION

Part Number	Top Mark	Package	Packing Method	Reel Size	Tape Width	Quantity
FDU3N50NZTU	FDU3N50NZ	IPAK	Tube	N/A	N/A	75 units

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise specified)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHARA	CTERISTICS			•	•	•
BV _{DSS}	Drain-to-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V, T_C = 25^{\circ}C$	500	_	-	V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C	-	0.5	-	V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 500 V, V _{GS} = 0 V	-	-	1	μΑ
		V _{DS} = 400 V, V _{GS} = 0 V, T _C = 125°C	-	-	10	
I _{GSS}	Gate-to-Body Leakage Current	V _{GS} = ±25 V, V _{DS} = 0 V	-	-	±10	μΑ
ON CHARAC	TERISTICS					
V _{GS(th)}	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	3.0	-	5.0	V
R _{DS(on)}	Static Drain-to-Source On Resistance	V _{GS} = 10 V, I _D = 1.25 A	-	2.1	2.5	Ω
9FS	Forward Transconductance	V _{DS} = 20 V, I _D = 1.25 A	-	1.9	_	S
DYNAMIC CI	HARACTERISTICS				•	
C _{iss}	Input Capacitance	V _{DS} = 25 V, V _{GS} = 0 V, f = 1 MHz	-	210	280	pF
C _{oss}	Output Capacitance		-	30	45	
C _{rss}	Reverse Transfer Capacitance		-	2.5	5	
Q _{g(tot)}	Total Gate Charge at 10 V	V _{DS} = 400 V, I _D = 2.5 A, V _{GS} = 10 V (Note 4)	-	6.2	8	nC
Q _{gs}	Gate-to-Source Gate Charge		-	1.4	-	
Q _{gd}	Gate-to-Drain "Miller" Charge	7	-	3.1	-	
SWITCHING	CHARACTERISTICS				•	
t _{d(on)}	Turn-On Delay Time	V _{DD} = 250 V, I _D = 2.5 A, V _{GS} = 10 V,	-	10	30	ns
t _r	Turn-On Rise Time	$R_G = 25 \Omega \text{ (Note 4)}$	-	15	40	
t _{d(off)}	Turn-Off Delay Time	7	-	26	60	
t _f	Turn-Off Fall Time	7	-	17	45	
DRAIN-SOU	RCE DIODE CHARACTERISTICS					
IS	Maximum Continuous Drain to Source Dio	de Forward Current	-	_	2.5	Α
I _{SM}	Maximum Pulsed Drain to Source Diode F	orward Current	-	_	10	
V_{SD}	Drain to Source Diode Forward Voltage	V _{GS} = 0 V, I _{SD} = 2.5 A	-	_	1.4	V
t _{rr}	Reverse Recovery Time	V _{GS} = 0 V, I _{SD} = 2.5 A,	-	190	-	ns
Q _{rr}	Reverse Recovery Charge	dl _F /dt = 100 A/μs	-	0.52	_	μС

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Essentially independent of operating temperature typical characteristics.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 6. Gate Charge Characteristics

TYPICAL CHARACTERISTICS




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 8. On–Resistance Variation vs. Temperature




Figure 10. Maximum Drain Current vs. Case Temperature




Figure 11. Transient Thermal Response Curve




Figure 12. Gate Charge Test Circuit & Waveform




Figure 13. Resistive Switching Test Circuit & Waveforms





Figure 14. Unclamped Inductive Switching Test Circuit & Waveforms







Figure 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms

DPAK3 (IPAK) CASE 369AR ISSUE O

DATE 30 SEP 2016





- A) ALL DIMENSIONS ARE IN MILLIMETERS.
- B) THIS PACKAGE CONFORMS TO JEDEC, TO-251, ISSUE C, VARIATION AA, DATED SEP 1988.
- C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

DOCUMENT NUMBER:		98AON13815G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
	DESCRIPTION:	DPAK3 (IPAK)	•	PAGE 1 OF 1	

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT
North American Technical Support:
Voice Mail: 1 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: a Phone: 00421 33 790 2910

Phone: 011 421 33 790 2910 For additional information, please contact your local Sales Representative