# **MOSFET** – Power, N-Channel, SUPERFET III, FRFET

## 650 V, 40 A, 82 m $\Omega$

#### **Description**

SUPERFET III MOSFET is ON Semiconductor's brand-new high voltage super-junction (SJ) MOSFET family that is utilizing charge balance technology for outstanding low on-resistance and lower gate charge performance. This advanced technology is tailored to minimize conduction loss, provide superior switching performance, and withstand extreme dv/dt rate.

Consequently, SUPERFET III MOSFET is very suitable for the various power system for miniaturization and higher efficiency.

SUPERFET III FRFET MOSFET's optimized reverse recovery performance of body diode can remove additional component and improve system reliability.

#### **Features**

- 700 V @  $T_I = 150^{\circ}\text{C}$
- Typ.  $R_{DS(on)} = 70 \text{ m}\Omega$
- Ultra Low Gate Charge (Typ. Q<sub>g</sub> = 70 nC)
- Low Effective Output Capacitance (Typ. Coss(eff.) = 680 pF)
- 100% Avalanche Tested
- These Devices are Pb-Free and are RoHS Compliant

#### **Applications**


- Telecom/Sever Power Supplies
- Industrial Power Supplies
- UPS/Solar




#### ON Semiconductor®

#### www.onsemi.com

V <sub>DS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX	
650 V	82 mΩ @ 10 V	40 A	





TO-220 FULLPAK CASE 221D

#### **MARKING DIAGAM**



\$Y = ON Semiconductor Logo &Z = Assembly Plant Code &3 = Numeric Date Code &K = Lot Code

NTPF082N65S3F = Specific Device Code

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 2 of this data sheet.

#### ABSOLUTE MAXIMUM RATINGS (T<sub>C</sub> = 25°C, Unless otherwise specified)

Symbol	Parameter		Value	Unit
V <sub>DSS</sub>	Drain to Source Voltage		650	V
V <sub>GSS</sub>	Gate to Source Voltage	DC	±30	V
		AC (f > 1 Hz)	±30	V
I <sub>D</sub>	Drain Current	Continuous (T <sub>C</sub> = 25°C)	40*	Α
		Continuous (T <sub>C</sub> = 100°C)	25.5*	
I <sub>DM</sub>	Drain Current	Pulsed (Note 1)	100*	Α
E <sub>AS</sub>	Single Pulsed Avalanche Energy (Note 2)		510	mJ
I <sub>AS</sub>	Avalanche Current (Note 2)		4.8	А
E <sub>AR</sub>	Repetitive Avalanche Energy (Note 1)		0.48	mJ
dv/dt	MOSFET dv/dt Peak Diode Recovery dv/dt (Note 3)		100	V/ns
			50	
P <sub>D</sub>	Power Dissipation	(T <sub>C</sub> = 25°C)	48	W
		Derate Above 25°C	0.38	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +150	°C
TL	Maximum Lead Temperature for Soldering, 1/8" from Case for 5 s		300	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
\*Drain current limited by maximum junction temperature.

#### THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{ hetaJC}$	Thermal Resistance, Junction to Case, Max.	2.62	°C/W
$R_{ hetaJA}$	Thermal Resistance, Junction to Ambient, Max.	62.5	

#### PACKAGE MARKING AND ORDERING INFORMATION

Part Number	Top Marking	Package	Packing Method	Quantity
NTPF082N65S3F	NTPF082N65S3F	TO-220 FULLPACK (Pb-Free)	Tube	50 Units

<sup>1.</sup> Repetitive rating: pulse-width limited by maximum junction temperature. 2.  $I_{AS} = 4.8 \text{ A}$ ,  $R_G = 25 \Omega$ , starting  $T_J = 25^{\circ}\text{C}$ . 3.  $I_{SD} \le 20 \text{ A}$ ,  $di/dt \le 200 \text{ A}/\mu\text{s}$ ,  $V_{DD} \le 400 \text{ V}$ , starting  $T_J = 25^{\circ}\text{C}$ .

#### **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHARACT	ERISTICS			1		
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 mA, T <sub>J</sub> = 25°C	650	_	-	V
		V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 mA, T <sub>J</sub> = 150°C	700	_	-	V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 10 mA, Referenced to 25°C	-	0.67	=	V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 650 V, V <sub>GS</sub> = 0 V	_	-	10	μΑ
		V <sub>DS</sub> = 520 V, T <sub>C</sub> = 125°C	-	97	-	
I <sub>GSS</sub>	Gate to Body Leakage Current	$V_{GS} = \pm 30 \text{ V}, V_{DS} = 0 \text{ V}$	_	_	±100	nA
ON CHARACTE	RISTICS					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = 0.97 \text{ mA}$	3.0	-	5.0	V
R <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A	_	70	82	mΩ
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 20 A	_	24	-	S
DYNAMIC CHA	RACTERISTICS					
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 400 V, V <sub>GS</sub> = 0 V, f = 1 MHz	_	3240	_	pF
C <sub>oss</sub>	Output Capacitance		_	70	-	pF
C <sub>oss(eff.)</sub>	Effective Output Capacitance	V <sub>DS</sub> = 0 V to 400 V, V <sub>GS</sub> = 0 V	-	680	-	pF
C <sub>oss(er.)</sub>	Energy Related Output Capacitance	V <sub>DS</sub> = 0 V to 400 V, V <sub>GS</sub> = 0 V	-	125	-	pF
Q <sub>g(tot)</sub>	Total Gate Charge at 10 V	V <sub>DS</sub> = 400 V, I <sub>D</sub> = 20 A, V <sub>GS</sub> = 10 V	-	70	-	nC
Q <sub>gs</sub>	Gate to Source Gate Charge	(Note 4)	_	24	-	nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge		_	27	-	nC
ESR	Equivalent Series Resistance	f = 1 MHz	_	2.3	-	Ω
SWITCHING CH	HARACTERISTICS					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 400 \text{ V}, I_D = 20 \text{ A},$	_	30	_	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = 10 \text{ V}, R_g = 3 \Omega$ (Note 4)	_	27	-	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	, ,	_	64	-	ns
t <sub>f</sub>	Turn-Off Fall Time		_	3.7	-	ns
SOURCE-DRAI	N DIODE CHARACTERISTICS					
I <sub>S</sub>	Maximum Continuous Source to Drain Diode Forward Current		_	_	40	Α
I <sub>SM</sub>	Maximum Pulsed Source to Drain Diod	e Forward Current	-	_	100	Α
$V_{SD}$	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 20 A	-	-	1.3	V
t <sub>rr</sub>	Reverse Recovery Time	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 20 A,	-	103	-	ns
Q <sub>rr</sub>	Reverse Recovery Charge	dI <sub>F</sub> /dt = 100 A/μs	_	397	-	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Essentially independent of operating temperature typical characteristics.

#### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

#### TYPICAL PERFORMANCE CHARACTERISTICS (Continued)




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 9. Maximum Safe Operation Area




Figure 11. E<sub>OSS</sub> vs. Drain to Source Voltage




Figure 8. On-Resistance Variant vs. Temperature




Figure 10. Maximum Drain Current vs. Case Temperature

### TYPICAL PERFORMANCE CHARACTERISTICS (Continued)




Figure 12. Transient Thermal Response Curve




Figure 13. Gate Charge Test Circuit & Waveform




Figure 14. Resistive Switching Test Circuit & Waveforms




Figure 15. Unclamped Inductive Switching Test Circuit & Waveforms




Figure 16. Peak Diode Recovery dv/dt Test Circuit & Waveforms

SUPERFET and FRFET are a registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

# **MECHANICAL CASE OUTLINE**






SCALE 1:1

#### TO-220 FULLPAK CASE 221D-03 ISSUE K

**DATE 27 FEB 2009** 


- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH
- 3. 221D-01 THRU 221D-02 OBSOLETE, NEW STANDARD 221D-03.


	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.617	0.635	15.67	16.12
В	0.392	0.419	9.96	10.63
C	0.177	0.193	4.50	4.90
D	0.024	0.039	0.60	1.00
F	0.116 0.129		2.95	3.28
G	0.100 BSC		2.54 BSC	
Н	0.118	0.135	3.00	3.43
J	0.018	0.025	0.45	0.63
K	0.503	0.541	12.78	13.73
L	0.048	0.058	1.23	1.47
N	0.200 BSC		5.08	BSC
Q	0.122	0.138	3.10	3.50
R	0.099	0.117	2.51	2.96
S	0.092	0.113	2.34	2.87
U	0.239	0.271	6.06	6.88



#### **MARKING DIAGRAMS**







xxxxxx	= Specific Device Code	Α	= Assembly Location
G	= Pb-Free Package	Υ	= Year
Α	= Assembly Location	WW	= Work Week
Υ	= Year	XXXXXX	= Device Code
WW	= Work Week	G	= Pb-Free Package
		AKA	= Polarity Designator

DOCUMENT NUMBER:	98ASB42514B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TO-220 FULLPAK		PAGE 1 OF 1	

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative