Vishay Siliconix


Si8821EDB



P-Channel 30 V (D-S) MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	R _{DS(on)} (Ω) Max.	I _D (A) ^{a, e}	Q _g (Typ.)			
	0.135 at V _{GS} = -4.5 V	-2.3				
-30	0.150 at V _{GS} = -3.7 V	-2.1	5.2 nC			
	0.215 at V _{GS} = -2.5 V	-1.8				

MICRO FOOT[®] 0.8 x 0.8





Marking Code: xx = AL

xxx = Date/Lot traceability code

Ordering Information:

Si8821EDB-T2-E1 (lead (Pb)-free and halogen-free)


FEATURES

- TrenchFET[®] power MOSFET
- Small 0.8 mm x 0.8 mm outline area
- Low 0.4 mm max. profile
- Typical ESD protection 1400 V HBM
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

APPLICATIONS

- · Load switches and chargers switches
- Battery management, power management
- DC/DC converters
- For smart phones, tablet PCs, and mobile computing





P-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS	Γ _A = 25 °C, unless	otherwise not	ted)	
Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	-30	v	
Gate-Source Voltage		V _{GS}	± 12	Ň
	T _A = 25 °C		-2.3 ^a	
Continuous Drain Current (T 150 °C)	T _A = 70 °C		-1.8 ^a	
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C	I _D	-1.6 ^b	
	T _A = 70 °C		-1.3 ^b	A
Pulsed Drain Current (t = 300 μs)		I _{DM}	-15	
Continuous Source-Drain Diode Current	T _C = 25 °C	- I _S	-0.7 ^a	
	T _A = 25 °C		-0.4 ^b	
	T _A = 25 °C		0.9 ^a	
Manian and Dissis ation	T _A = 70 °C		0.6 ^a	
Maximum Power Dissipation	T _A = 25 °C	PD	0.5 ^b	- W
	T _A = 70 °C		0.3 ^b	
Operating Junction and Storage Temperature Ra	T _J , T _{stg}	-55 to 150		
Package Defley Conditions 6	VPR		260	°C
Package Reflow Conditions ^c	IR/Convection		260	7

Notes

a. Surface mounted on 1" x 1" FR4 board with full copper, t = 5 s.

b. Surface mounted on 1" x 1" FR4 board with minimum copper, t = 5 s.

c. Refer to IPC/JEDEC® (J-STD-020), no manual or hand soldering.

d. In this document, any reference to case represents the body of the MICRO FOOT device and foot is the bump.

e. Based on $T_A = 25$ °C.

S15-0509-Rev. D, 16-Mar-15

1



Vishay Siliconix

THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Typical	Maximum	Unit	
Maximum Junction-to-Ambient ^{a, b}	t = 5 s	P	105	135	°C/W	
Maximum Junction-to-Ambient ^{c, d}	t = 5 s	R _{thJA}	200	260	0/10	

Notes

a. Surface mounted on 1" x 1" FR4 board with full copper.

b. Maximum under steady state conditions is 185 °C/W.

c. Surface mounted on 1" x 1" FR4 board with minimum copper.

d. Maximum under steady state conditions is 330 °C/W.

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static	1 1				I		
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 V, I_D = -250 \mu A$	-30	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$			-21	-		
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = -250 μA	-	0.5	-	mV/°C	
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, \ I_D = -250 \ \mu A$	-0.6	-	-1.3	V	
		$V_{DS} = 0 \text{ V}, V_{GS} = \pm 4.5 \text{ V}$	-	-	± 0.1	μA	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 V, V_{GS} = \pm 12 V$	-	-	± 5		
		$V_{DS} = -30 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	-1	μA	
Zero Gate Voltage Drain Current	I _{DSS}	V_{DS} = -30 V, V_{GS} = 0 V, T_{J} = 70 $^{\circ}\text{C}$	-	-	-10		
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \leq$ -5 V, V_{GS} = -4.5 V	-5	-	-	А	
		$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -1 \text{ A}$	-	0.105	0.135	Ω	
Drain-Source On-State Resistance ^a	R _{DS(on)}	$V_{GS} = -3.7 \text{ V}, \text{ I}_{D} = -1 \text{ A}$	-	0.115	0.150		
		$V_{GS} = -2.5 \text{ V}, I_D = -0.5 \text{ A}$	-	0.150	0.215		
Forward Transconductance a	9 _{fs}	$V_{DS} = -5 V, I_D = -1 A$	-	4.8	-	S	
Dynamic ^b				1	I	<u> </u>	
Input Capacitance	C _{iss}		-	440	-		
Output Capacitance	C _{oss}	V_{DS} = -15 V, V_{GS} = 0 V, f = 1 MHz	-	50	-	pF	
Reverse Transfer Capacitance	C _{rss}		-	40	-		
Table Oak Okana	Qg	$V_{DS} = -15 \text{ V}, \text{ V}_{GS} = -10 \text{ V}, \text{ I}_{D} = -1 \text{ A}$	-	11	17	nC	
Total Gate Charge			-	5.2	8		
Gate-Source Charge	Q _{gs}	V_{DS} = -15 V, V_{GS} = -4.5 V, I_D = -1 A	-	0.9	-		
Gate-Drain Charge	Q _{gd}		-	1.6	-		
Gate Resistance	R _g	V _{GS} = -0.1 V, f = 1 MHz	-	15	-	Ω	
Turn-On Delay Time	t _{d(on)}		-	25	50		
Rise Time	t _r	V_{DD} = -15 V, R_{L} = 15 Ω	-	20	40	-	
Turn-Off Delay Time	t _{d(off)}	$I_D \cong -1$ Å, $V_{GEN} = -4.5$ V, $R_g = 1 \Omega$	-	40	80		
Fall Time	t _f		-	15	30		
Turn-On Delay Time	t _{d(on)}		-	5	10	ns	
Rise Time	t _r	V_{DD} = -15 V, R_{L} = 15 Ω	-	10	20	-	
Turn-Off Delay Time	t _{d(off)}	$I_D \cong -1$ A, $V_{GEN} = -10$ V, $R_g = 1 \Omega$	-	50	100		
Fall Time	t _f		_	15	30		

S15-0509-Rev. D, 16-Mar-15

2

Document Number: 63268

For technical questions, contact: <u>pmostechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



Vishay Siliconix


SPECIFICATIONS (T _J = 25 °C, unless otherwise noted)							
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Drain-Source Body Diode Characteris	stics						
Continuous Source-Drain Diode Current	I _S	T _A = 25 °C	-	-	-0.7	А	
Pulse Diode Forward Current	I _{SM}		-	-	-15		
Body Diode Voltage	V _{SD}	$I_{\rm S} = -1$ A, $V_{\rm GS} = 0$ V	-	-0.82	-1.2	V	
Body Diode Reverse Recovery Time	t _{rr}		-	11	20	ns	
Body Diode Reverse Recovery Charge	Q _{rr}	I _F = -1 A, dl/dt = 100 A/µs,	-	4	10	nC	
Reverse Recovery Fall Time	t _a	T _J = 25 °C	-	6.5	-	20	
Reverse Recovery Rise Time	t _b		-	4.5	-	ns	

Notes

a. Pulse test; pulse width \leq 300 µs, duty cycle \leq 2 %.


b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

Gate Current vs. Gate-Source Voltage



Gate Current vs. Gate-Source Voltage

4

5


3




1.5

 T_{C} = 25 °C

°C







On-Resistance vs. Junction Temperature

S15-0509-Rev. D, 16-Mar-15

3

4

2

0

0

4 For technical questions, contact: pmostechsupport@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000

Document Number: 63268


Si8821EDB

Vishay Siliconix

T_C = - 55 °C

2.5

2.0



V_{DS} = 24 V

9

12

6

Q_g - Total Gate Charge (nC)

Gate Charge

= 3 V

69

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



V_{GS} = 5 V thru 3.5

15


12

9




Vishay Siliconix


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




Threshold Voltage



On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient 5


For technical questions, contact: pmostechsupport@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






* The power dissipation P_D is based on T_{J (max.)} = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.




Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient (On 1" x 1" FR4 Board with Maximum Copper)




Normalized Thermal Transient Impedance, Junction-to-Ambient (On 1" x 1" FR4 Board with Minimum Copper)

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?63268.





Vishay Siliconix

MICRO FOOT®: 4-Bump (0.8 mm x 0.8 mm, 0.4 mm Pitch)









Notes

⁽¹⁾ Laser mark on the backside surface of die

⁽²⁾ Bumps are 95.5 % Sn,3.8 % Ag,0.7 % Cu

⁽³⁾ "i" is the location of pin 1

⁽⁴⁾ "b1" is the diameter of the solderable substrate surface, defined by an opening in the solder resist layer solder mask defined.

⁽⁵⁾ Non-solder mask defined copper landing pad.

DIM.		MILLIMETERS ^a		INCHES			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
А	0.328	0.365	0.402	0.0129	0.0144	0.0158	
A1	0.136	0.160	0.184	0.0053	0.0062	0.0072	
A2	0.192	0.205	0.218	0.0076	0.0081	0.0086	
b	0.200	0.220	0.240	0.0078	0.0086	0.0094	
b1		0.175			0.0068		
е		0.400			0.0157		
S	0.160	0.180	0.200	0.0062	0.0070	0.0078	
D	0.720	0.760	0.800	0.0283	0.0299	0.0314	
К	0.040	0.070	0.100	0.0015	0.0027	0.0039	

Note

a. Use millimeters as the primary measurement.

ECN: T15-0053-Rev. A, 16-Feb-15 DWG: 6033

Revision: 16-Feb-15

1



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.