
IRFR020, IRFU020, SiHFR020, SiHFU020

Vishay Siliconix

Power MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	60	60				
R _{DS(on)} (Ω)	V _{GS} = 10 V	V _{GS} = 10 V 0.10				
Q _g (Max.) (nC)	25					
Q _{gs} (nC)	5.8					
Q _{gd} (nC)	11					
Configuration	Single					



N-Channel MOSFET

FEATURES

- Dynamic dV/dt Rating
- Surface Mount (IRFR020, SiHFR020)
- Available in Tape and Reel
- Fast Switching
- · Ease of Paralleling
- Simple Drive Requirements
- · Material categorization: For definitions of compliance please see www.vishay.com/doc?99912

COMPLIANT HALOGEN **FREE**

DESCRIPTION

Third generation power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The DPAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques.

ORDERING INFORMATION						
Package	DPAK (TO-252)	DPAK (TO-252)	IPAK (TO-251)			
Lead (Pb)-free and Halogen-free	SiHFR020-GE3	SiHFR020TR-GE3	SiHFU020-GE3			
Lead (Pb)-free	IRFR020PbF	IRFR020TRPbF ^a	IRFU020PbF			
Lead (FD)-free	SiHFR020-E3	SiHFR020T-E3 ^a	SiHFU020-E3			

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS (T _C = 25 °C, unless otherwise noted)					
PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage			V _{DS}	60	V
Gate-Source Voltage			V_{GS}	± 20	V
Continuous Drain Current	Vac at 10 V	$T_{\rm C} = 25 ^{\circ}{\rm C}$ $T_{\rm C} = 100 ^{\circ}{\rm C}$	Ι _D	14	
Continuous Diain Current	VGS at 10 V	T _C = 100 °C	טי	9.0	Α
Pulsed Drain Current ^a			I _{DM}	56	
Linear Derating Factor				0.33	W/°C
Linear Derating Factor (PCB Mount) ^e				0.020	W/ O
Single Pulse Avalanche Energy ^b			E _{AS}	91	mJ
Maximum Power Dissipation	T _C =	25 °C	D	42	W
Maximum Power Dissipation (PCB Mount)e	T _A = 25 °C		P_{D}	2.5	VV
Peak Diode Recovery dV/dt ^c			dV/dt	5.5	V/ns
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	°C
Soldering Recommendations (Peak Temperature) ^d	for	10 s		260	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 12).
- b. $V_{DD} = 25 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 541 µH, $R_g = 25 \Omega$, $I_{AS} = 14 \text{ A}$ (see fig. 13). c. $I_{SD} \le 17 \text{ A}$, $I_{AJ} = 110 \text{ A/µs}$, I
- 1.6 mm from case.
- e. When mounted on 1" square PCB (FR-4 or G-10 material).

IRFR020, IRFU020, SiHFR020, SiHFU020

Vishay Siliconix

THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R _{thJA}	-	-	110	
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	-	50	°C/W
Maximum Junction-to-Case (Drain)	R _{thJC}	-	-	3.0	

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TES	T CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		60	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	e to 25 °C, I _D = 1 mA	-	0.073	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	· V _{GS} , I _D = 250 μA	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	,	V _{GS} = ± 20 V	-	-	± 100	nA
Zon Colo Vellana Buis Consul		V _{DS} :	= 60 V, V _{GS} = 0 V	-	-	25	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 48 V,	V _{GS} = 0 V, T _J = 125 °C	-	-	250	μA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 8.4 A ^b	-	-	0.10	Ω
Forward Transconductance	9 _{fs}	V _{DS} :	= 25 V, I _D = 8.4 A	6.2	-	-	S
Dynamic							
Input Capacitance	C _{iss}		V _{GS} = 0 V,	-	640	-	
Output Capacitance	C _{oss}		$V_{DS} = 25 \text{ V},$	-	360	-	pF
Reverse Transfer Capacitance	C _{rss}	f = 1.	0 MHz, see fig. 5	-	79	-	
Total Gate Charge	Q_g			-	-	25	
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	I _D = 17 A, V _{DS} = 48 V, see fig. 6 and 13 ^b	-	-	5.8	nC
Gate-Drain Charge	Q _{gd}		See fig. 6 and 16	-	-	11	
Turn-On Delay Time	t _{d(on)}			-	13	-	
Rise Time	t _r	$V_{DD} = 30 \text{ V}, I_{D} = 17 \text{ A},$ $R_{G} = 18 \Omega, R_{D} = 1.7 \Omega, \text{ see fig. } 10^{\text{b}}$		-	58	-	ns
Turn-Off Delay Time	t _{d(off)}			-	25	-	
Fall Time	t _f			-	42	-	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from		-	4.5	-	الم
Internal Source Inductance	L _S	package and die contact ^c	center of	-	7.5	-	nH
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	MOSFET sym showing the	bol	-	-	14	Α
Pulsed Diode Forward Current ^a	I _{SM}	integral reverse p - n junction diode		-	-	56	
Body Diode Voltage	V _{SD}	T _J = 25 °C	C, I _S = 14 A, V _{GS} = 0 V ^b	-	-	1.5	V
Body Diode Reverse Recovery Time	t _{rr}	T 05 00 1	17 A dI/d+ 100 A/b	-	88	180	ns
Body Diode Reverse Recovery Charge	Q _{rr}	1) = 25 ⁻ C, I _F	= 17 A, dl/dt = 100 A/µs ^b	-	0.29	0.64	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and L _D)					L _D)

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 12).
- b. Pulse width $\leq 300~\mu s;$ duty cycle $\leq 2~\%.$

www.vishay.com

Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 2 - Typical Output Characteristics, T_C = 150 °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area

Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10 - Switching Time Test Circuit




Fig. 11 - Switching Time Waveforms




Fig. 12 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Vishay Siliconix




Fig. 13 - Unclamped Inductive Test Circuit




Fig. 14 - Unclamped Inductive Waveforms




Fig. 15 - Maximum Avalanche Energy vs. Drain Current




Fig. 16 - Basic Gate Charge Waveform





Fig. 17 - Gate Charge Test Circuit

Vishay Siliconix

Peak Diode Recovery dV/dt Test Circuit







Fig. 18 - For N-Channel


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg290335.




TO-252AA Case Outline

VERSION 1: FACILITY CODE = Y








	MILLIMETERS		
DIM.	MIN.	MAX.	
A	2.18	2.38	
A1	-	0.127	
b	0.64	0.88	
b2	0.76	1.14	
b3	4.95	5.46	
С	0.46	0.61	
C2	0.46	0.89	
D	5.97	6.22	
D1	4.10	-	
Е	6.35	6.73	
E1	4.32	-	
Н	9.40	10.41	
е	2.28	BSC	
e1	4.56 BSC		
L	1.40	1.78	
L3	0.89	1.27	
L4	-	1.02	
L5	1.01	1.52	

Note

• Dimension L3 is for reference only



VERSION 2: FACILITY CODE = N



	MILLIMETERS		
DIM.	MIN.	MAX.	
Α	2.18	2.39	
A1	-	0.13	
b	0.65	0.89	
b1	0.64	0.79	
b2	0.76	1.13	
b3	4.95	5.46	
С	0.46	0.61	
c1	0.41	0.56	
c2	0.46	0.60	
D	5.97	6.22	
D1	5.21	=	
E	6.35	6.73	
E1	4.32	-	
е	2.29 BSC		
Н	9.94	10.34	

	MILLIMETERS		
DIM.	MIN.	MAX.	
L	1.50	1.78	
L1	2.74	ł ref.	
L2	0.51	BSC	
L3	0.89	1.27	
L4	-	1.02	
L5	1.14	1.49	
L6	0.65	0.85	
θ	0°	10°	
θ1	0°	15°	
θ2	25°	35°	

Notes

- Dimensioning and tolerance confirm to ASME Y14.5M-1994
- All dimensions are in millimeters. Angles are in degrees
- Heat sink side flash is max. 0.8 mm
- Radius on terminal is optional

ECN: E19-0649-Rev. Q, 16-Dec-2019

DWG: 5347



TO-251AA (HIGH VOLTAGE)



Section B - B and C - C

	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
Α	2.18	2.39	0.086	0.094
A1	0.89	1.14	0.035	0.045
b	0.64	0.89	0.025	0.035
b1	0.65	0.79	0.026	0.031
b2	0.76	1.14	0.030	0.045
b3	0.76	1.04	0.030	0.041
b4	4.95	5.46	0.195	0.215
С	0.46	0.61	0.018	0.024
c1	0.41	0.56	0.016	0.022
c2	0.46	0.86	0.018	0.034
D	5.97	6.22	0.235	0.245

	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
D1	5.21	-	0.205	-
Е	6.35	6.73	0.250	0.265
E1	4.32	-	0.170	-
е	2.29	BSC	2.29	BSC
L	8.89	9.65	0.350	0.380
L1	1.91	2.29	0.075	0.090
L2	0.89	1.27	0.035	0.050
L3	1.14	1.52	0.045	0.060
θ1	0'	15'	0'	15'
θ2	25'	35'	25'	35'

ECN: S-82111-Rev. A, 15-Sep-08

DWG: 5968

Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimension are shown in inches and millimeters.
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.13 mm (0.005") per side. These dimensions are measured at the outermost extremes of the plastic body.
- 4. Thermal pad contour optional with dimensions b4, L2, E1 and D1.
- 5. Lead dimension uncontrolled in L3.
- 6. Dimension b1, b3 and c1 apply to base metal only.
- 7. Outline conforms to JEDEC outline TO-251AA.

Document Number: 91362 Revision: 15-Sep-08



RECOMMENDED MINIMUM PADS FOR DPAK (TO-252)



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

APPLICATION NOTE



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.