



XT25F256B

Quad IO Serial NOR Flash Datasheet

深圳市芯天下技术有限公司 XTX Technology Limited

Tel: (+86) 755 28229862 Fax: (+86) 755 28229847

Web Site: http://www.xtxtech.com/ Technical Contact: fae@xtxtech.com

* Information furnished is believed to be accurate and reliable. However, XTX Technology Limited assumes no responsibility for the consequences of use of such information or for any infringement of patents of other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of XTX Technology Limited. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. XTX Technology Limited products are not authorized for use as critical components in life support devices or systems without express written approval of XTX Technology Limited. The XTX logo is a registered trademark of XTX Technology Limited. All other names are the property of their respective own.



Serial NOR Flash Memory

3.3V Multi I/O with 4KB, 32KB & 64KB Sector/Block Erase

256M -bit Serial Flash

- 32,768K-bytes
- 256 bytes per programmable page
- Standard, Dual, Quad SPI, DTR
 - Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#,RESET#
 - Dual SPI: SCLK, CS#, IOO, IO1, WP#, HOLD#,RESET#
 - Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3,RESET#
 - QPI: SCLK, CS#, IO0, IO1, IO2, IO3, RESET#
 - SPI/QPI DTR(Double Transfer Rate) Read
- Flexible Architecture
 - Sector of 4K-bytes
 - Block of 32/64k-bytes
- Advanced security Features
 - 2*1024-Bytes Security Registers With OTP Lock
- Support 128 bits Unique ID
- Software/Hardware Write Protection
 - Write protect all/portion of memory via software
 - Enable/Disable protection with WP# Pin
 - Top or Bottom, Sector or Block selection
 - Advanced Sector Protection
- 3 or 4-Byte Addressing Mode
- Continuous Read With 8/16/32/64-byte Wrap
- Erase/Program Suspend/Resume
- Package Options
 - See 1.1 Available Ordering OPN
 - All Pb-free packages are compliant RoHS, Halogen-Free and REACH.

- Temperature Range & Moisture Sensitivity Level
 - Industrial Level Temperature. (-40 $^\circ \rm C$ to +85 $^\circ \rm C$), MSL3
- Power Consumption
 - 6mA typical active read current
 - 1uA typical Deep Power-Down current
- Single Power Supply Voltage
 - 2.70~3.60V
- Endurance and Data Retention
 - Minimum 100,000 Program/Erase Cycle
 - 20-year Data Retention typical
- High Speed Clock Frequency
 - 120MHz for fast read with 30PF load
 - Dual I/O Data transfer up to 216Mbits/s
 - Quad I/O Data transfer up to 432Mbits/s
 - QPI Mode Data transfer up to 384Mbits/s
 - DTR Quad I/O Data transfer up to 640Mbits/s

Program/Erase Speed

- Page Program time: 0.25ms typical
- Sector Erase time: 40ms typical
- Block Erase time: 0.15/0.22s typical
- Chip Erase time: 70s typical



CONTENTS

1.	GENERAL DESCRIPTION	4
1.1.	Available Ordering OPN	4
1.2.	Connection Diagram	4
1.3.	Pin Description	6
1.4.	Block Diagram	7
1.5.	Memory Description	8
2.	DEVICE OPERATION	9
2.1.	SPI Mode	9
2.2.	QPI Mode	9
2.3.	DTR Read	9
2.4.	Hold Function	9
2.5.	RESET Function	10
2.6.	The Reset Signaling Protocol (JEDEC 252)	11
3.	STATUS REGISTER	12
_		. –
4.	DATA PROTECTION	17
5.	COMMANDS DESCRIPTION	19
5.1.	Register Access	23
5.2.	Array Access	42
5.3.	Device Operations	65
5.4.	One-Time Programmable (OTP) Operations	80
5.5.	Advanced Sector Protection Operations	83
6.	ELECTRICAL CHARACTERISTICS	88
6.1.	Power-on Timing	88
6.2.	Initial Delivery State	88
6.3.	Latch up Characteristics	88
6.4.	Absolute Maximum Ratings	89
6.5.	Capacitance Measurement Condition	89
6.6.	DC Characteristics	90
6.7.	AC Characteristics	91
7.	ORDERING INFORMATION	94
8.	PACKAGE INFORMATION	95
8.1.	Package SOP16 300mil	95
	Package WSON8 8x6mm	
9.	REVISION HISTORY	97




1. GENERAL DESCRIPTION


The XT25F256B (256M-bit) Serial flash supports standard Serial Peripheral Interface (SPI), Dual/Quad SPI: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), I/O3 (HOLD#/RESET#). The Dual I/O data is transferred with speed up to 216Mbits/s and the Quad I/O & Quad output data is transferred with speed up to 432Mbits/s.

1.1. Available Ordering OPN


OPN	Package Type	Package Carrier
XT25F256BSFIGU	SOP16 300mil	Tube
XT25F256BSFIGT	SOP16 300mil	Tape & Reel
XT25F256BWSIGT	WSON8 8x6	Tape & Reel

1.2. Connection Diagram











1.3. Pin Description

SOP16

Pin No.	Pin Name	I/O	Description		
1	Hold#/IO3	I/O	Hold Input/ Data Input Output3		
2	VCC		Power Supply		
3	RESET#	I	Reset Input		
4	NC		No Connection		
5	NC		No Connection		
6	NC		No Connection		
7	CS#	I	Chip Select Input		
8	SO / IO1	I/O	Data Output/Data Input Output1		
9	WP# / IO2	I/O	Write Protect Input/Data Input Output2		
10	VSS		Ground		
11	NC		No Connection		
12	NC		No Connection		
13	NC		No Connection		
14	NC		No Connection		
15	SI / 100	I/O	Data Input/Data Input Output0		
16	SCLK	I	Serial Clock Input		

WSON8

Pin No.	Pin Name	I/O	Description
1	CS#	I	Chip Select Input
2	SO (IO1)	I/O	Data Output (Data Input Output 1)
3	WP# (IO2)	I/O	Write Protect Input (Data Input Output 2)
4	VSS		Ground
5	SI (IOO)	I/O	Data Input (Data Input Output 0)
6	SCLK	I	Serial Clock Input
7	Hold#/RESET#/IO3	I/O	Hold Input/RESET Input/
			Data Input Output3
8	VCC		Power Supply

Notes:


1. IO0 and IO1 are used for Standard and Dual SPI instructions

2. IO0 – IO3 are used for Quad SPI instructions, WP# & HOLD# (or Reset#) functions are only available for Standard/Dual SPI.

3. Hardware RESET# pin is available on SOP16 Package, If the hardware reset function is not used, this pin can be left floating or connected to VCC in the system.









1.5. Memory Description

Uniform Block Sector Architecture

Block(64K-byte)	Block(32K-byte)	Sector(4K-byte)	Address Range		
		8191	1FFF000H	1FFFFFFH	
	1023				
511		8184	1FF8000H	1FF8FFFH	
511		8183	1FF7000H	1FF7FFFH	
	1022				
		8176	1FF0000H	1FF0FFFH	
		8175	1FEF000H	1FEFFFFH	
	1021				
510		8168	1FE8000H	1FE8FFFH	
510		8167	1FE7000H	1FE7FFFH	
	1020				
		8160	1FE0000H	1FE0FFFH	
		31	01F000H	01FFFFH	
	3				
1		24	018000H	018FFFH	
Ŧ		23	017000H	017FFFH	
	2				
		16	010000H	010FFFH	
		15	00F000H	00FFFFH	
	1				
0		8	008000H	008FFFH	
0		7	007000H	007FFFH	
	0				
		0	000000H	000FFFH	



2. DEVICE OPERATIO

2.1. SPI Mode

Standard SPI

The device features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK. Note: "WP#" & "HOLD#" pins require external pull-up. If internal pull-up is needed, please contact XTX sales and FAE.

Dual SPI

The device supports Dual SPI operation when using the "Dual Output Fast Read", "Dual I/O Fast Read" and "DTR Fast Read Dual I/O" (3BH, 3CH, BBH, BCH and BDH) commands. These commands allow data to be transferred to or from the device at two times the rate of the standard SPI. When using the Dual SPI command the SI and SO pins become bidirectional I/O pins: IOO and IO1. Note: "WP#" & "HOLD#" pins require external pull-up. If internal pull-up is needed, please contact XTX sales and FAE.

Quad SPI

The device supports Quad SPI operation when using the "Quad Output Fast Read", "Quad I/O Fast Read", "Quad I/O Word Fast Read" and "DTR Fast Read Quad I/O" (6BH, 6CH, EBH, ECH, E7H, EDH, EEH) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: IOO and IO1, and WP# and HOLD# pins become IO2 and IO3. Quad SPI commands require the non-volatile Quad Enable bit (QE) in Status Register to be set.

2.2. QPI Mode

The device supports Quad Peripheral Interface (QPI) operations only when the device is switched from Standard/Dual/Quad SPI mode to QPI mode using the "Enable the QPI (38H)" command. The QPI mode utilizes all four IO pins to input the command code. Standard/Dual/Quad SPI mode and QPI mode are exclusive. Only one mode can be active at any given times. "Enable the QPI (38H)" and "Disable the QPI (FFH)" commands are used to switch between these two modes. Upon power-up and after software reset using "Enable Chip Reset (66H)" and "Reset (99H)" command, the default state of the device is Standard/Dual/Quad SPI mode. The QPI mode requires the non-volatile Quad Enable bit (QE) in Status Register to be set.

2.3. DTR Read

To effectively improve the read operation throughput without increasing the serial clock frequency, The device introduces multiple DTR (Double Transfer Rate) Read instructions that support Standard/Dual/Quad SPI and QPI modes. The byte-long instruction code is still latched into the device on the rising edge of the serial clock similar to all other SPI/QPI instructions. Once a DTR instruction code is accepted by the device, the address input and data output will be latched on both rising and falling edges of the serial clock.

2.4. Hold Function


The HOLD# signal goes low to stop any serial communications with the device, but doesn't stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD, need CS# keep low, and starts on falling edge of the HOLD# signal, with SCLK signal being low (If SCLK is not being low, HOLD operation will not start until SCLK being low). The HOLD condition ends on rising edge of HOLD# signal with SCLK being low (If SCLK is not being low, HOLD operation will not end until SCLK being low).

Both SI and SCLK don't care during the HOLD operation, if CS# drives high during HOLD operation, it will re-



set the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and then CS# must be at low.




2.5. RESET Function

The RESET# pin allows the device to be reset by the control. The pin7 can be configured as a RESET# pin depending on the status register setting, which need QE=0 and HOLD/RST=1.

The RESET# pin goes low for a period of tRLRH or longer will reset the flash. After reset cycle, the flash is at the following states:

- Standby mode.

- All the volatile bits will return to the default status as power on.



Symbol	Parameter	Min	Тур	Max	Unit.
tRLRH	Reset Pulse Width	1			us
tRHSL	Reset High Time Before Read	200			us
tRB	Reset Recovery Time			1	ms



2.6. The Reset Signaling Protocol (JEDEC 252)

The protocol consists of two phases: reset request, and completion (a device internal reset).

Reset Request

- 1. CS# is driven active low to select the SPI slave (Note1)
- 2. Clock (SCK) remains stable in either a high or low state (Note 2)
- 3. SI / IOO is driven low by the bus master, simultaneously with CS# going active low, (Note 3)
- 4. CS# is driven inactive (Note 4).

Repeat the steps 1-4 each time alternating the state of SI (Note 5).

NOTE 1 This powers up the SPI slave.

NOTE 2 This prevents any confusion with a command, as no command bits are transferred (clocked).

NOTE 3 No SPI bus slave drives SI during CS# low before a transition of SCK, i.e., slave streaming output active is not allowed until after the first edge of SCK.

NOTE 4 The slave captures the state of SI on the rising edge of CS#.


NOTE 5 SI is low on the first CS#, high on the second, low on the third, high on the fourth (This provides a 5h pattern, to differentiate it from random noise).

Reset Completion

After the fourth CS# pulse, the slave triggers its internal reset.

Timing Diagram and Timing Parameters

Reset Signaling Protocol





3. STATUS REGISTER

	Status Register-1								
S7	S6	S5	S4	S3	S2	S1	S0		
SRP	T/B	BP3	BP2	BP1	BPO	WEL	WIP		
Status Regis- ter Protection Bit	Top/Bottom Protect Bit	Block Protect Bit	Block Protect Bit	Block Protect Bit	Block Protect Bit	Write Enable Latch	Erase/Write In Progress		
Non-volatile	Non-volatile	Non-volatile	Non-volatile	Non-volatile	Non-volatile	Volatile	Volatile		

Status Register-2

S15	S14	S13	S12	S11	S10	S 9	S8
SUS1	WPS	Reserved	LB2	LB1	SUS2	QE	ADS
Erase Suspend	Write protec- tion selection	Reserved	, 0	Security Reg- ister Lock Bit	Program Suspend	Quad Enable	Current Ad- dress Mode
Volatile, Read Only	Non-volatile	Reserved	Non-volatile writable (OTP)	Non-volatile writable (OTP)	Volatile, Read Only	Non-volatile	Volatile, Read Only

Status Register-3

S23	S22	S21	S20	S19	S18	S17	S16
Hold/RST	DRV1	DRV0	ADP	EE	PE	LC	Reserved
HOLD# or Reset# Function	Output Driver Strength	Output Driver Strength	Power Up Address Mode		Program Error bit	Latency Code	Reserved
Non-volatile	Non-volatile	Non-volatile	Non-volatile	Volatile	Volatile	Non-volatile writable	Reserved

Extended Address Register

EA7	EA6	EA5	EA4	EA3	EA2	EA1	EA0
Reserved	Reserved	Reserved	Reserved	DLP	Reserved	Reserved	A24
Reserved	Reserved	Reserved	Reserved	Data Learning Pattern enable Bit	Reserved	Reserved	Address Bit
Reserved	Reserved	Reserved	Reserved	Volatile writable	Reserved	Reserved	Volatile writable

WIP bit.

The Write In Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0, means the device is not in program/erase/write status register progress.

WEL bit.

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted.



BP3, BP2, BP1, BP0 bits.

The Block Protect (BP3, BP2, BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in Table 1) becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect(BP3, BP2, BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set.

T/B bit.

The Top/Bottom (TB) bit is a non-volatile OTP bit. The Top/Bottom (TB) bit is used to configure the Block Protect area by BP bit (BP3, BP2, BP1, BP0), starting from TOP or Bottom of the memory array. The TB bit is defaulted as "0", which means Top area protect. When it is set as "1", the protect area will change to Bottom area of the memory device. To write the TB bits requires the Write Status Register (WRSR) instruction to be executed.

SRP bit.

The Status Register Protect (SRP) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or onetime programmable protection.

SRP	WP#	Status Register	Description
0	х	Software Protected	The Status Register can be written to after a Write Enable command, WEL=1. (Default)
1	0	Hardware Protected	WP#=0, the Status Register locked and cannot be written.
1	1	Hardware Unprotected	WP#=1, the Status Register is unlocked and can be written to after a Write Enable command, WEL=1.

Status Register Protect (SRP) bit

ADS bit.

The Address Status (ADS) bit is a read only bit that indicates the current address mode the device is operating in. The device is in 3-Byte address mode when ADS=0 (default), and in 4-Byte address mode when ADS=1.

QE bit.

The Quad Enable (QE) bit is a non-volatile Read/Write bit in the Status Register that allows Quad operation. When the QE bit is set to 0 (Default) the WP# pin and HOLD# pin are enable. When the QE pin is set to 1, the Quad IO2 and IO3 pins are enabled. (The QE bit should never be set to 1 during standard SPI or Dual SPI operation if the WP# or HOLD# pins are tied directly to the power supply or ground).



SUS1, SUS2 Bits.

The SUS1 and SUS2 bits are read only bit in the status register (S15 and S10) that are set to 1 after executing an Program/Erase Suspend (75H) command (The Erase Suspend will set the SUS1 to 1, and the Program Suspend will set the SUS2 to 1). The SUS1 and SUS2 bits are cleared to 0 by Program/Erase Resume (7AH) command, software reset (66H+99H) command as well as a power-down, power-up cycle.

LB1, LB2 bits.

The LB1, LB2 bits are non-volatile One Time Program (OTP) bits in Status Register (S11-S12) that provide the write protect control and status to the Security Registers. The default state of LB1-LB2 are 0, the security registers are unlocked. The LB1-LB2 bits can be set to 1 individually using the Write Register instruction. The LB1-LB2 bits are One Time Programmable, once being set to 1, the corresponding Security Register will become read-only permanently.

WPS bit.

The WPS Bit is used to select which Write Protect scheme should be used. When WPS=0, the device will use the combination of T/B, BP (3:0) bits to protect a specific area of the memory array. When WPS=1, the device will utilize the Individual Block Locks to protect any individual sector or blocks. The default value for all Individual Block Lock bits is 1 upon device power on or after reset.

Note: When WPS=1, Global Block Unlock(98H) command is needed before executing chip erase operation.

LC bit.

The Latency Code (LC) selects the mode and number of dummy cycles between the end of address and the start of read data output for command 0DH under QPI mode and command EDH under SPI/QPI modes.

Some read commands send mode bits following the address to indicate that the next command will be of the same type with an implied, rather than an explicit instruction. The next command thus does not provide an instruction Byte, only a new address and mode bits. This reduces the time needed to send each command when the same command type is repeated in a sequence of commands.

Dummy cycles provide additional latency that is needed to complete the initial read access of the flash array before data can be returned to the host system. Some read commands require additional latency cycles as the SCLK frequency is increased.

LC	Dummy clock cycles
0	8 (Default)
1	6

Latency Code and DTR Mode Freq	uency Table
--------------------------------	-------------

PE bit.

The Program Error (PE) bit is a read only bit that indicates a program failure. It will also be set when the user attempts to program a protected array sector or access the locked OTP space.

Error bits can be reset by CLEAR FLAG STATUS REGISTER command (30H).

Note: The PE Error bits can only be accessed when WIP=0. The PE Error bits can also be reset at the next program operation.

EE bit.

The Erase Error (EE) bit is a read only bit that indicates an erase failure. It will also be set when the user attempts to erase a protected array sector or access the locked OTP space.


Error bits can be reset by CLEAR FLAG STATUS REGISTER command (30H).

Note: The EE Error bits can only be accessed when WIP=0. The EE Error bits can also be reset at the next erase operation.



ADP bit.

The Address Power-up (ADP) bit is a non-volatile writable bit that determines the initial address mode when the device is powered on or reset. This bit is only used during the power on or device reset initialization period. When ADP=0(factory default), the device will power up into 3-Byte address mode, the Extended Address Register must be used to access memory regions beyond 128Mb. When ADP=1, the device will power up into 4-Byte address mode directly.



DRV1, DRV0 bits

The DRV1 & DRV0 bits are used to determine the output driver strength for the Read operations.

DRV1	DRV0	Driver Strength
0	0	25%
0	1	50%
1	0	75% (default)
1	1	100%

HOLD/RST bit.

The HOLD/RST bit is used to determine whether HOLD# or RESET# function should be implemented on the hardware pin for 8-pin packages. When HOLD/RST=0, the pin acts as HOLD#, When the HOLD/RST=1, the pin acts as RESET#. However, the HOLD# or RESET# function are only available when QE=0, If QE=1, The HOLD# and RESET# functions are disabled, the pin acts as dedicated data I/O pin.



Address bit.

The Extended Address Bit A24 is used only when the device is operating in the 3-Byte Address Mode (ADS=0), which is volatile writable by C5H command. The lower 128Mb memory array (0000 0000h – 00FF FFFFh) is selected when A24=0, and all instructions with 3-Byte addresses will be executed within that region. When A24=1, the upper 128Mb memory array (0100 0000h – 01FF FFFFh) will be selected.

If the device powers up with ADP bit set to 1, or an "Enter 4-Byte Address Mode (B7H)" instruction is issued, the device will require 4-Byte address input for all address related instructions, and the Extended Address Bit A24 setting will be ignored. However, any instruction with 4-Byte address input will replace the Extended Address Bit A24 with new settings.

A24	Address Range
0	0000 0000h – 00FF FFFFh
1	0100 0000h – 01FF FFFFh

DLP bit.

The DLP bit is Data Learning Pattern Enable bit. For Quad DTR Read commands, a pre-defined "Data Learning Pattern" can be used by the flash memory controller to determine the flash data output timing on 4 I/O pins. When DLP=1, during the last 4 dummy clocks just prior to the data output, the flash will output "00110100" Data Learning Pattern sequence on each of the 4 I/O pins. During this period, controller can fine tune the data latching timing for each I/O pins to achieve optimum system performance. DLP=0 will disable the Data Learning Pattern output. The user defined pattern is volatile. After device power cycle, the Data Learning Pattern will return to its "00110100" default value.



4. DATA PROTECTION

The device provides the following data protection methods:

- Write Enable (WREN) command: The WREN command sets the Write Enable Latch bit (WEL). The WEL bit will return to reset by the following situation:
 - Power-Up/ Software Reset (66H + 99H)
 - Write Disable (WRDI)
 - Write Status Register (WRSR)
 - Page Program (PP)/ Quad Page Program (QPP)
 - Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
 - Erase Security Register / Program Security Register
- Software Protection Mode: The Block Protect (T/B, BP3, BP2, BP1, BP0) bits and WPS bit define the section of the memory array that can be read but cannot be changed.
- Hardware Protection Mode: WP# goes low to prevent writing status register.
- Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command (ABH) and software reset (66H+99H).

FIDIECLEU		(T/B bit =	0, WPS -	
	Stat	us bit	1	Protect Level
BP3	BP2	BP1	BP0	2
0	0	0	0	0 (none)
0	0	0	1	1 (1 block, protected block 511 th)
0	0	1	0	2 (2 blocks, protected block 510 th -511 th)
0	0	1	1	3 (4 blocks, protected block 508 th -511 th)
0	1	0	0	4 (8 blocks, protected block 504 th -511 th)
0	1	0	1	5 (16 blocks, protected block 496 th -511 th)
0	1	1	0	6 (32 blocks, protected block 480 th -511 th)
0	1	1	1	7 (64 blocks, protected block 448 th -511 th)
1	0	0	0	8 (128 blocks, protected block 384 th -511 th)
1	0	0	1	9 (256 blocks, protected block 256 th -511 th)
1	0	1	0	10 (512 blocks, protected all)
1	0	1	1	11 (512 blocks, protected all)
1	1	0	0	12 (512 blocks, protected all)
1	1	0	1	13 (512 blocks, protected all)
1	1	1	0	14 (512 blocks, protected all)
1	1	1	1	15 (512 blocks, protected all)

Table 1. Protected Area Sizes



Protected Area Sizes (T/B bit = 1, WPS = 0)

	Statu	us bit		Protect Level			
BP3	BP2	BP1	BP0	2			
0	0	0	0	0 (none)			
0	0	0	1	1 (1 block, protected block 0 th)			
0	0	1	0	2 (2 blocks, protected block 0 th -1 st)			
0	0	1	1	3 (4 blocks, protected block 0 th -3 rd)			
0	1	0	0	4 (8 blocks, protected block 0 th -7 th)			
0	1	0	1	5 (16 blocks, protected block 0 th -15 th)			
0	1	1	0	6 (32 blocks, protected block 0 th -31 st)			
0	1	1	1	7 (64 blocks, protected block 0 th -63 rd)			
1	0	0	0	8 (128 blocks, protected block 0 th -127 th)			
1	0	0	1	9 (256 blocks, protected block 0 th -255 th)			
1	0	1	0	10 (512 blocks, protected all)			
1	0	1	1	11 (512 blocks, protected all)			
1	1	0	0	12 (512 blocks, protected all)			
1	1	0	1	13 (512 blocks, protected all)			
1	1	1	0	14 (512 blocks, protected all)			
1	1	1	1	15 (512 blocks, protected all)			

Individual Block Protection (WPS=1)

Block	Sector	Addre	Address range					
	8191	01FFFF00H	01FFFFFFH	The Top/Bottom block is				
511				protected by sector.				
	8176	01FF0000H	01FF00FFH	Other 510 Blocks are				
				protected by block				
				Block Lock:				
				36H+Address				
2				Block Unlock:				
				39H+Address				
1				Read Block Lock: 3DH+Address				
	15	00F000H	00FFFFH	Global Block Lock:				
0				7EH				
				Global Block Unlock:				
	0	000000H	000FFFH	98H				



5. COMMANDS DESCRIPTION

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-byte command code must be shifted in to the device, most significant bit first on SI, each bit being latched on the rising edges of SCLK.

See Table 2, every command sequence starts with a one-byte command code. Depending on the command, this might be followed by address bytes, or by data bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been shifted in. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. CS# can be driven high after any bit of the data-out sequence is being shifted out.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable or Write Disable command, CS# must be driven high exactly at the byte boundary, otherwise the command is rejected, and is not executed. That is CS# must be driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

Command Name	Command Code	SPI	QPI		Address Byte					Data Byte
				Total ADD Byte	Byte1	Byte2	Byte3	Byte4	-	
Register Access										
Read Status Register_1	05H	\checkmark	\checkmark	0					0	1 to ∞
Read Status Register_2	35H	\checkmark	\checkmark	0					0	1 to ∞
Read Status Register_3	15H	\checkmark	\checkmark	0					0	1 to ∞
Write Status Register_1	01H	\checkmark	\checkmark	0					0	1
Write Status Register_2	31H	\checkmark	\checkmark	0					0	1
Write Status Register_3	11H	\checkmark	\checkmark	0					0	1
Read Extended Address Register	C8H	\checkmark	\checkmark	0					0	1 to ∞
Write Extended Address Register	C5H	\checkmark	\checkmark	0					0	1
Manufacturer/Device ID	90H	\checkmark	\checkmark	3	ADD1	ADD2	ADD3		0	1 to ∞
Manufacturer/Device ID by Dual I/O	92H	\checkmark		3	ADD1	ADD2	ADD3		4	1 to ∞
Manufacturer/Device ID by Quad I/O	94H	\checkmark		3	ADD1	ADD2	ADD3		6	1 to ∞
Read Serial Flash Discov- erable Parameters	5AH	\checkmark	\checkmark	3	ADD1	ADD2	ADD3		8 Note1	1 to ∞
Read Unique ID	4BH	\checkmark	\checkmark						32 ^{Note1}	1 to 128bit
Read Identification	9FH	\checkmark	\checkmark	0					0	1 to ∞
Array access	1	1	1	<u> </u>			I	<u>I</u>	1	1

Table 2. Commands



XT25F256B

Read Data	03H	\checkmark		3(4)	ADD1	ADD2	ADD3	(ADD4)	0	1 to ∞
Fast Read	OBH	\checkmark	\checkmark	3(4)	ADD1	ADD2	ADD3	(ADD4)	8	1 to ∞
Dual Output Fast Read	3BH	\checkmark		3(4)	ADD1	ADD2	ADD3	(ADD4)	8	1 to ∞
Dual I/O Fast Read	BBH	\checkmark		3(4)	ADD1	ADD2	ADD3	(ADD4)	4 Note3	1 to ∞
Quad Output Fast Read	6BH	\checkmark		3(4)	ADD1	ADD2	ADD3	(ADD4)	8	1 to ∞
Quad I/O Fast Read	EBH	\checkmark	\checkmark	3(4)	ADD1	ADD2	ADD3	(ADD4)	6 Note1 Note3	1 to ∞
Quad I/O Word Fast Read	E7H	\checkmark		3(4)	ADD1	ADD2	ADD3	(ADD4)	4 Note3	1 to ∞
4-Byte Read	13H	\checkmark		4	ADD1	ADD2	ADD3	ADD4	0	1 to ∞
4-Byte Fast Read	0CH	\checkmark	\checkmark	4	ADD1	ADD2	ADD3	ADD4	8	1 to ∞
4-Byte Dual Output Fast Read	3CH	\checkmark		4	ADD1	ADD2	ADD3	ADD4	8	1 to ∞
4-Byte Dual I/O Fast Read	BCH	\checkmark		4	ADD1	ADD2	ADD3	ADD4	4 ^{Note3}	1 to ∞
4-Byte Quad Output Fast Read	6CH	\checkmark		4	ADD1	ADD2	ADD3	ADD4	8	1 to ∞
4-Byte Quad I/O Fast Read	ECH	\checkmark	\checkmark	4	ADD1	ADD2	ADD3	ADD4	4 Note1 Note3	1 to ∞
4-Byte DTR Quad I/O Fast Read	EEH	\checkmark	\checkmark	4	ADD1	ADD2	ADD3	ADD4	8 Note1 Note3	1 to ∞
DTR Fast Read	0DH	\checkmark	\checkmark	3(4)	ADD1	ADD2	ADD3	(ADD4)	6	1 to ∞
DTR Fast Read Dual I/O	BDH	\checkmark		3(4)	ADD1	ADD2	ADD3	(ADD4)	6 Note3	1 to ∞
DTR Fast Read Quad I/O	EDH	\checkmark	\checkmark	3(4)	ADD1	ADD2	ADD3	(ADD4)	8 Note1 Note3	1 to ∞
Page Program	02H	\checkmark	\checkmark	3(4)	ADD1	ADD2	ADD3	(ADD4)	0	1 to 256
Quad Page Program	32H	\checkmark		3(4)	ADD1	ADD2	ADD3	(ADD4)	0	1 to 256
Extended Quad Input Fast Program	C2h	\checkmark		3(4)	ADD1	ADD2	ADD3	(ADD4)	0	1 to 256
4-Byte Page Program	12H	\checkmark	\checkmark	4	ADD1	ADD2	ADD3	ADD4	0	1 to 256
4-Byte Quad Input Fast Program	34H	\checkmark		4	ADD1	ADD2	ADD3	ADD4	0	1 to 256
4-Byte Quad Input Ex- tended Fast Program	3Eh	\checkmark		4	ADD1	ADD2	ADD3	ADD4	0	1 to 256
4KB Sector Erase	20H	\checkmark	\checkmark	3(4)	ADD1	ADD2	ADD3	(ADD4)	0	0
32KB Block Erase	52H	\checkmark	\checkmark	3(4)	ADD1	ADD2	ADD3	(ADD4)	0	0
64KB Block Erase	D8H	\checkmark	\checkmark	3(4)	ADD1	ADD2	ADD3	(ADD4)	0	0
Chip Erase	C7/60H	\checkmark	\checkmark	0					0	0
4-Byte 4KB Sector Erase	21H	\checkmark	\checkmark	4	ADD1	ADD2	ADD3	ADD4	0	0



3.3V Quad IO Serial Flash

XT25F256B

4-Byte 32KB Block Erase	5CH	\checkmark	\checkmark	4	ADD1	ADD2	ADD3	ADD4	0	0
4-Byte 64KB Block Erase	DCH	\checkmark	\checkmark	4	ADD1	ADD2	ADD3	ADD4	0	0
Device Operations					<u> </u>					
Enable Reset	66H	~	\checkmark	0					0	0
Reset	99H	~	\checkmark	0					0	0
Write Enable	06H	\checkmark	\checkmark	0					0	0
Write Enable for Volatile Status Register	50H	\checkmark	\checkmark	0					0	0
Write Disable	04H	\checkmark	\checkmark	0					0	0
Program Erase Suspend	75H	\checkmark	\checkmark	0					0	0
Program Erase Resume	7AH	\checkmark	\checkmark	0					0	0
Enable QPI	38H	\checkmark		0					0	0
Disable QPI	FFH		\checkmark	0					0	0
Set Burst with Wrap	77H	\checkmark		0					0	0
Set Read Parameters	СОН		\checkmark	0					0	0
Enter 4-Byte Address Mode	B7H	\checkmark	\checkmark	0					0	0
Exit 4-Byte Address Mode	E9H	\checkmark	\checkmark	0					0	0
Clear Flag Status Register Command	30H	\checkmark	\checkmark	0					0	0
Continuous Read Reset	FFH ^{Note2}	\checkmark	\checkmark							
Deep Power-Down	B9H	\checkmark	\checkmark	0					0	0
Release From Deep Pow- er-Down/Read Device ID	ABH	\checkmark	\checkmark	0					0	0
One-Time Programmable (OTP) Operati	ons	1		I					
Read Security Register	48H	\checkmark	\checkmark	3(4)	ADD1	ADD2	ADD3	(ADD4)	8	1 to ∞
Program Security Register	42H	~	\checkmark	3(4)	ADD1	ADD2	ADD3	(ADD4)	0	1 to 256
Erase Security Register	44H	\checkmark	\checkmark	3(4)	ADD1	ADD2	ADD3	(ADD4)	0	0
Advanced Sector Protection	n Operations									
Global Block Lock	7EH	\checkmark	\checkmark	0					0	0
Global Block Unlock	98H	\checkmark	\checkmark	0					0	0
Individual Block Lock	36H	\checkmark	\checkmark	3(4)	ADD1	ADD2	ADD3	(ADD4)	0	0
				1						



Individual Block Unlock	39H	\checkmark	\checkmark	3(4)	ADD1	ADD2	ADD3	(ADD4)	0	0
Read Block Lock	3DH	\checkmark	\checkmark	3(4)	ADD1	ADD2	ADD3	(ADD4)	0	1

Note1:

In QPI mode, the number of dummy clocks is con-figured by the "Set Read Parameters (COH)" command. Depending on the Read Parameter Bits P[5:4] setting, the number of dummy clocks can be configured as either 4/6/8.

An extra bit P2 for Disable/Enable Wrap function is added for COH command. Execute COH and then follows EBH or ECH, performs the read operation with "Wrap Around" in QPI mode. This function is similar to the "Fast Read (0BH)" command in QPI mode, except the addressing of the read operation will "Wrap Around" to the beginning boundary of the "Wrap Around" once the ending boundary is reached. The "Wrap Length" and the number of dummy clocks can be configured by the "Set Read Parameters (COH)" command. Also EDH and EEH are alternative ways to perform "Wrap Around". But COH only sets the "Wrap Length" for EDH and EEH, the setting for P5-P4 will be ignored. The number of dummy clocks for EDH and EEH will be set by LC bit in status register.

P5-P4	Dummy Clocks	Maximum Read	P2	P1-P0	Wrap Length
		Frequency			
0 0	4	80MHz	Enable Wrap=0	00(Default)	8-byte
0 1	4	80MHz	Disable Wrap=1 (Default)	0 1	16-byte
10	6	96MHz		10	32-byte
11 (Default)	8	96MHz		11	64-byte

Note2:

Under SPI mode and Continuous Read Mode, Command FFH will exit the Continuous Read mode.

Under QPI mode and Continuous Read Mode, The first time sending command FFH will exit the Continuous Read mode, the second time sending FFH will exit QPI mode.

Note3:

M7-0 is counted for dummy clocks.

Table of ID Definitions:

XT25F256B


Operation Code	M7-M0	ID15-ID8	ID7-ID0
9FH	ОВ	40	19
90H	OB		18
АВН			18



5.1. Register Access

5.1.1. Read Status Register (05H/35H/15H)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register can be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05H", the SO will output Status Register bits S7~S0. For the command code "35H", the SO will output Status Register bits S15~S8. For the command code "15H", the SO will output Status Register bits S23~S16.



Rev 1.1





5.1.2. Write Status Register (01H/31H/11H)


The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) command has no effect on the volatile bits of the Status Register. CS# must be driven high after the eighth bit of the data byte has been latched in. If not, the Write Status Register (WRSR) command is not executed. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is tW) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (T/B, BP3, BP2, BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table 1. The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP) bit in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered. For command code "01H", the SI will input Status Register bits S7~S0. For the command code "31H", the SI will input Status Register bits S15~S8. For the command code "11H", the SI will input Status Register bits S23~S16.










5.1.3. Read Extended Address Register (C8H)

Extended Address Register contains Address Bits A31-A24. The Read Extended Address Register instruction is entered by driving CS# low and shifting the instruction code "C8H" into the SI pin on the rising edge of SCLK. The Extended Address Register bits are then shifted out on the SO pin at the falling edge of SCLK with most significant bit (MSB) first.

When the device is in the 4-Byte Address Mode, the value of A31-A24 bits is ignored.



Out Ear Out




5.1.4. Write Extended Address Register (C5H)

The Extended Address Register is a volatile register that stores the 4th byte address (A31-A24) when the device is operating in the 3-Byte Address Mode (ADS=0). To write the Extended Address Register bits, a Write Enable (06H) instruction must previously have been executed for the device to accept the Write Extended Address Register instruction. Once write enabled, the instruction is entered by driving CS# low, sending the instruction code "C5H", and then writing the Extended Address Register data byte.

Upon power up or the execution of a Software/Hardware Reset, the Extended Address Register bit values will be cleared to 0.

The Extended Address Register is only effective when the device is in the 3-Byte Address Mode. When the device operates in the 4-Byte Address Mode (ADS=1), any command with address input of A31-A24 will replace the Extended Address Register values. It is recommended to check and update the Extended Address Register if necessary when the device is switched from 4-Byte to 3-Byte Address Mode.






5.1.5. Read Manufacture ID/ Device ID (90H)

The Read Manufacturer/Device ID command is an alternative to the Release from Deep Power-Down and Read Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code "90H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first is shown in the figure below. If the 24-bit address is initially set to 000001H, the Device ID will be read first.






5.1.6. Read Manufacture ID/ Device ID Dual I/O (92H)

The Read Manufacturer/Device ID Dual I/O command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by dual I/O.


The command is initiated by driving the CS# pin low and shifting the command code "92H" followed by a 24-bit address (A23-A0) of 000000H and M7-M0. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in the figure below. If the 24-bit address is initially set to 000001H, the Device ID will be read first.





5.1.7. Read Manufacture ID/ Device ID Quad I/O (94H)


The Read Manufacturer/Device ID Quad I/O command is an alternative to the Release from Deep Power-Down and Read Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by quad I/O. The command is initiated by driving the CS# pin low and shifting the command code "94H" followed by a 24-bit address (A23-A0) of 000000H and 6 dummy clocks (M7-M0 included). After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first is shown in the figure below. If the 24-bit address is initially set to 000001H, the Device ID will be read first.





5.1.8. Read SFDP(5AH)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216.



Note: A23-A8 = 0, A7-A0 is the starting byte address for 256-byte SFDP Register.

Read Serial Flash Discoverable Parameter (5AH) in QPI mode

The Read Serial Flash Discoverable Parameter command is also supported in QPI mode. See the following figure. In QPI mode, the number of dummy clocks is configured by the "Set Read Parameters (COH)" command to accommodate a wide range application with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P[5:4] setting, the number of dummy clocks can be configured as either 4/6/8.




Figure 8a. Read Serial Flash Discoverable Parameter command Sequence Diagram (QPI)



Table 3. Parameter Table (0): Signature and Parameter	r Identification Data Values
---	------------------------------

Description	Comment	Add(H)	DW Add	Data	Data
		(Byte)	(Bit)		
SFDP Signature	Fixed:50444653H	00H	07:00	53H	53H
		01H	15:08	46H	46H
		02H	23:16	44H	44H
		03H	31:24	50H	50H
SFDP Minor Revision Number	Start from 00H	04H	07:00	01H	01H
SFDP Major Revision Number	Start from 01H	05H	15:08	01H	01H
Number of Parameters Headers	Start from 00H	06H	23:16	02H	02H
Unused	Contains 0xFFH and can never be	07H	31:24	FFH	FFH
	changed				
ID number (JEDEC)	00H: It indicates a JEDEC specified header	08H	07:00	00H	00H
Parameter Table Minor Revision	Start from 0x00H	09H	15:08	01H	01H
Number					
Parameter Table Major Revision	Start from 0x01H	0AH	23:16	01H	01H
Number					
Parameter Table Length	How many DWORDs in the	OBH	31:24	10H	10H
(in double word)	Parameter table				
Parameter Table Pointer (PTP)	First address of JEDEC Flash	0CH	07:00	30H	30H
	Parameter table	0DH	15:08	00H	00H
		0EH	23:16	00H	00H
Unused	Contains 0xFFH and can never be	OFH	31:24	FFH	FFH
	changed				
ID Number	It is indicates XTX	10H	07:00	OBH	OBH
(XTX Manufacturer ID)	manufacturer ID				
Parameter Table Minor Revision	Start from 0x00H	11H	15:08	01H	01H
Number					
Parameter Table Major Revision	Start from 0x01H	12H	23:16	01H	01H
Number					
Parameter Table Length	How many DWORDs in the	13H	31:24	03H	03H
(in double word)	Parameter table				
Parameter Table Pointer (PTP)	First address of XTX Flash Parameter	14H	07:00	90H	90H
	table	15H	15:08	00H	00H
		16H	23:16	00H	00H
Unused	Contains 0xFFH and can never be	17H	31:24	FFH	FFH
	changed				
ID Number	4-Byte address instruction	18H	07:00	84H	84H
(4-Byte Address Instruction)	parameter ID				
Parameter Table Minor Revision	Start from 0x00H	19H	15:08	00H	00H
Number					



Parameter Table Major Revision	Start from 0x01H	1AH	23:16	01H	01H
Number					
Parameter Table Length	How many DWORDs in the	1BH	31:24	02H	02H
(in double word)	Parameter table				
Parameter Table Pointer (PTP)	First address of 4-Byte Address	1CH	07:00	СОН	СОН
	Instruction table	1DH	15:08	00H	00H
		1EH	23:16	00H	00H
Unused	Contains 0xFFH and can never be	1FH	31:24	FFH	FFH
	changed				



Parameter Table (1): JEDEC Flash Parameter Tables

Description	Comment	Add(H)	DW Add	Data	Data
		(Byte)	(Bit)		
	00: Reserved; 01: 4KB erase;				
Block/Sector Erase Size	10: Reserved;		01:00	01b	
	11: not support 4KB erase				
Write Granularity	0: 1Byte, 1: 64Byte or larger		02	1b	
Write Enable Instruction Request-	0: Nonvolatile status bit				
ed for Writing to Volatile	1: Volatile status bit		03	0b	
Status Registers	(BP status register bit)	ЗОН			E5H
	0: Use 50H Opcode,	5011			LJII
Write Enable Opcode Select for	1: Use 06H Opcode,				
Writing to Volatile Status Regis-	Note: If target flash status register is		04	0b	
ters	Nonvolatile, then bits 3 and 4 must				
	be set to 00b.				
Unused	Contains 111b and can never be		07:05	1116	
Unused	changed		07:05	111b	
4KB Erase Opcode		31H	15:08	20H	20H
(1-1-2) Fast Read	0=Not support, 1=Support		16	1b	-
Address Bytes Number used in	00: 3Byte only, 01: 3 or 4Byte,		10.17	011	
addressing flash array	10: 4Byte only, 11: Reserved		18:17	01b	
Double Transfer Rate (DTR)	0-Net support 1-Support		10	41-	
clocking	0=Not support, 1=Support	32H	19	1b	FBH
(1-2-2) Fast Read	0=Not support, 1=Support		20	1b	
(1-4-4) Fast Read	0=Not support, 1=Support		21	1b	
(1-1-4) Fast Read	0=Not support, 1=Support		22	1b	
Unused			23	1b	
Unused		33H	31:24	FFH	FFH
Flash Memory Density		37H:34H	31:00	OFFFFF	FH
(1-4-4) Fast Read Number of Wait	0 0000b: Wait states (Dummy			004004	
states	Clocks) not support		04:00	00100b	4411
(1-4-4) Fast Read Number of	(M7-M0 excluded)	38H			44H
Mode Bits	000b:Mode Bits not support		07:05	010b	
(1-4-4) Fast Read Opcode		39H	15:08	EBH	EBH
	0.0000h: Wait states (Duranis	290	13:08	СВП	СВП
(1-1-4) Fast Read Number of Wait	0 0000b: Wait states (Dummy	– ЗАН	20:16	01000b	
states	Clocks) not support				- 08H
(1-1-4) Fast Read Number of Mode Bits	000b:Mode Bits not support		23:21	000b	
(1-1-4) Fast Read Opcode		3BH	31:24	6BH	6BH



(1-1-2) Fast Read Number of Wait states 0 0000b: Wait states (Dummy Clocks) not support $3CH$ 04.00 01000b $0BH$ (1-1-2) Fast Read Number of Mode Bits 000b: Mode Bits not support 3DH 15.08 3BH 3BH (1-2-2) Fast Read Number of Wait states 0000b: Wait states (Dummy Clocks) not support (M7-M0 excluded) $3CH$ 20:16 00000b 00000b (1-2-2) Fast Read Number of Mode Bits 0000b: Wold Bits not support (M7-M0 excluded) $3FH$ 31:24 BBH BBH (1-2-2) Fast Read Number of Mode Bits 000b: Mode Bits not support $3FH$ 31:24 BBH BBH (1-2-2) Fast Read 0=not support 1=support $40H$ 11:0 6000 $1111D$ (1-2-2) Fast Read 0=not support 1=support $40H$ 15:00 $0xFH$ $0xFH$ (1-2-2) Fast Read 0=not support 1=support $43H4H$ 31:08 $0xFH$	Description	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
		. ,		04:00	01000b	
1.1-2.2) Fast Read Number of Wait states0 0000b: Wait states (Dummy Clocks) not support (M7-M0 excluded) $3EH$ $20:16$ 000000b $4OH$ $(1.2-2)$ Fast Read Number of Mode Bits000b: Mode Bits not support $3FH$ $31:24$ BBHBBH $(2-2)$ Fast Read Opcode $3FH$ $31:24$ BBHBBH $(2-2)$ Fast Read Opcode $0=not$ support $1=support$ $4OH$ 00 $0b$ $(4:4-4)$ Fast Read $0=not$ support $1=support$ $4OH$ 00 $0b$ $(4:4-4)$ Fast Read $0=not$ support $1=support$ $4OH$ $0000b$ $000b$ $(4:4-4)$ Fast Read Number of Mode Bits $0000b:$ Wait states (Dummy Clocks) not support $0000b:$ Wait states (Dummy Clocks) not support $0000b:$ $0000b$ $(2-2)$ Fast Read Number of Mode Bits $0000b:$ Wait states (Dummy Clocks) not support $000b$ $000b$ $000b$ $(2-2)$ Fast Read Number of Mode Bits $0000b:$ Wait states (Dummy Clocks) not support $000b$ $000b$ $000b$ $(2-2)$ Fast Read Number of Mode Bits $0000b:$ Wait states (Dummy Clocks) not support $000b:$ Mode Bits not support $000b$ $000b$ $(2-2)$ Fast Read Number of Mode Bits $0000b:$ Wait states (Dummy Clocks) not support $000b:$ Mode Bits not support $000b$ $000b$ $(2-2)$ Fast Read Number of Mode Bits $0000b:$ Wait states (Dummy Clocks) not support $000b$ $000b$ $00H$ $(2-2)$ Fast Read Number of Mode Bits $0000b:$ Mode Bits not support $016H$ $0100b$ $00H$ <	(1-1-2) Fast Read Number		3CH	07:05	000b	08H
of Wait statesClocks) not support (M7-M0 excluded) $3EH$ 20.16 $000000b$ $40H$ (1-2-2) Fast Read Number of Mode Bits000b: Mode Bits not support $3FH$ $31:24$ BBH BBH (2-2) Fast Read Opcode $0=not$ support $1=support$ MH $31:24$ BBH BBH (2-2) Fast Read $0=not$ support $1=support$ MH 0000 $0b0$ 0000 (4-4.4) Fast Read $0=not$ support $1=support$ MH 000 $0b$ 0000 Unused $0=not$ support $1=support$ MH $110b$ 0000 FFH Unused $0=not$ support $1=support$ $43H:41H$ $31:08$ $0xFFH$ $0xFFH$ Unused $0=0000b$: Wait states (Dummy of Wait states $0000b$: Wait states (Dummy clocks) not support $0000b$ $0000b$ $0000b$ (2-2-2) Fast Read Number of Mode Bits $000b$: Mode Bits not support $46H$ $15:00$ $0xFFH$ $0xFFH$ Unused $0000b$: Wait states (Dummy clocks) not support $49H:48H$ $15:00$ $0xFFH$ $0xFFH$ Unused $000b$: Mode Bits not support (M2-44) Fast Read Number of Mode Bits $0000b$: Wait states (Dummy states $20:16$ $0000b$ $000H$ $(4-4.4)$ Fast Read Number of Mode Bits $0000b$: Mode Bits not support (Dbb: Mode Bits not support $4H$ $31:24$ EBH $8H$ $(4-4.4)$ Fast Read Number of Mode Bits $000b$: Mode Bits not support (Dbb: Mode Bits not support $23:21$ $010b$ $0100b$ $(4$	(1-1-2) Fast Read Opcode		3DH	15:08	3BH	ЗВН
(1-2-2) Fast Read Number of Mode Bits 000b: Mode Bits not support 23:21 010b 23:21 010b (1-2-2) Fast Read Opcode 0=not support 1=support 00 00 00 (2-2-2) Fast Read 0=not support 1=support 00 03:01 111b 7 (4-4.4) Fast Read 0=not support 1=support 43H:41H 31:08 0xFFH 0xFFH Unused 0 000b: Wait states 43H:41H 31:00 0xFFH 0xFFH Unused 0 000b: Wait states (Dummy 45H:44H 15:00 0xFFH 0xFFH (2-2-2) Fast Read Number 000b: Mode Bits not support 45H:44H 15:00 0xFFH 0xFFH (2-2-2) Fast Read Number 000b: Mode Bits not support 49H:48H 15:00 0xFFH 0xFFH Unused 0000b: Wait states (Dummy 23:21 000b 0:000b			3FH	20:16	000000b	40H
C2-2) Fast Read0=not support1=support000Unused0=not support1=support40H $\overline{03.01}$ 111b111bUnused0=not support1=support $\overline{04}$ 1b $\overline{03.01}$ 111bUnused043H:41H31:080xFFH0xFFHUnused43H:41H15:000xFFH0xFFHUnused00000b: Wait states (Dummy $\overline{46H}$ $\overline{23:21}$ 000bof Mode Bits000b: Mode Bits not support46H $\overline{23:21}$ 000b(2-2·2) Fast Read Number of Mode Bits000b: Mode Bits not support $\overline{46H}$ $\overline{31:24}$ FFHFFHUnused000b: Mode Bits not support49H:48H15:000xFFH $\overline{7H}$ $\overline{7H}$ $\overline{7H}$ (2-2·2) Fast Read Number of Wait0000b: Wait states (Dummy states $\overline{15:00}$ 0xFFH $\overline{7H}$		000b: Mode Bits not support	52.11	23:21	010b	
UnusedInitial (4-44) Fast Read0=not support1=support $40H$ $03:01$ 111b FEH (4-44) Fast Read0=not support1=support $03:01$ 111b 04 1bUnused43H:41H31:080xFFH0xFFHUnused43H:41H15:000xFFH0xFFHUnused0000b: Wait states (Dummy clocks) not support $46H$ $20:16$ $0000bb$ of Mode Bits000b: Mode Bits not support $46H$ $23:21$ $000bb$ (2-2·2) Fast Read Number of Mode Bits000b: Mode Bits not support $47H$ $31:24$ FFHUnused47H $31:24$ FFH FFH Unused0000b: Wait states (Dummy states $20:16$ $0100bb$ (4-4-4) Fast Read Number of Wait0000b: Wait states (Dummy totke Bits not support $42H$ $23:21$ $010bb$ (4-4-4) Fast Read Number of Mode Bits not support $000b: Mode Bits not support42H23:21010bb(4-4-4) Fast Read Numberof Mode Bits000b: Mode Bits not support42H23:21010bb(4-4-4) Fast Read Numberof Mode Bits000b: Mode Bits not support42H23:21010bb(4-4-4) Fast Read Numberof Mode Bits000b: Mode Bits not support42H23:21010bb(4-4-4) Fast Read Numberof Mode Bits000b: Mode Bits not support42H23:21010b(4-4-4) Fast Read Numberof Mode Bits000b: Mode Bits not support42H23:21010bSector Type$	(1-2-2) Fast Read Opcode		3FH	31:24	ввн	BBH
$ \begin{array}{c c c c c c } \hline (4-4) Fast Read & 0 = not support 1 = support & 1 = support & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & $	(2-2-2) Fast Read	0=not support 1=support		00	0b	
(4-4-4) Fast Read 0=not support 1=support 04 1b Unused 0 07:05 111b Unused 43H:41H 31:08 0xFFH 0xFFH Unused 43H:41H 31:08 0xFFH 0xFFH Unused 0000b: Wait states (Dummy 45H:44H 15:00 0xFFH (2-2-2) Fast Read Number 0000b: Mode Bits not support 46H 23:21 0000b 000b of Mode Bits 000b: Mode Bits not support 47H 31:24 FFH FFH Unused 0 0000b: Wait states (Dummy 47H 31:24 FFH FFH Unused 0 0000b: Wait states (Dummy 47H 31:24 FFH FFH Unused 0 0000b: Wait states (Dummy 4AH 60:100 0xFFH (4-4.4) Fast Read Number of Wait 0 0000b: Wode Bits not support 4AH 15:00 0xFH 60:000b (4-4.4) Fast Read Opcode 0 0000b: Mode Bits not support 4AH 15:00 0CH 0CH<	Unused		400	03:01	111b	
UnusedImage: Constraint of the sector states of the sector state sector states of the sector state states of the sector state state state of the sector state sta	(4-4-4) Fast Read	0=not support 1=support	400	04	1b	
UnusedImage: constraint of the sector statesImage: constraint of the sector states </td <td>Unused</td> <td></td> <td>-</td> <td>07:05</td> <td>111b</td> <td>-</td>	Unused		-	07:05	111b	-
(2-2-2) Fast Read Number of Wait states (2-2-2) Fast Read Number of Mode Bits0000b: Wait states (Dummy Clocks) not support20:1600000b0000b(2-2-2) Fast Read Number of Mode Bits000b: Mode Bits not support46H23:21000b000b(2-2-2) Fast Read Opcode47H31:24FFHFFHUnused47H31:24FFHFFH(4-4-4) Fast Read Number of Wait states0 0000b: Wait states (Dummy Clocks) not support (M7-M0 included) 0000b: Wait states (Dummy Clocks) not support (M7-M0 included) 0000b: Wolde Bits not support 010b: 8bit Mode Bits = 2 dummy clocks (M7-M0)4AH31:24FEHFFH44-4) Fast Read Number 0000b: Mode Bits not support 010b: 8bit Mode Bits = 2 dummy clocks (M7-M0)4BH31:24EBHEBHSector Type 1 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist4CH07:000CH0CHSector Type 2 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist4EH31:2452H52HSector Type 3 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist50H07:0010H10HSector Type 3 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist50H15:08DBHDBHSector Type 3 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist50H10H10HSector Type 4 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist51H15:08DBHDBHSector Type 4 Size <td< td=""><td>Unused</td><td></td><td>43H:41H</td><td>31:08</td><td>0xFFH</td><td>0xFFH</td></td<>	Unused		43H:41H	31:08	0xFFH	0xFFH
of Wait statesClocks) not support 20016 $00000b$ $0000b$ $(2-2-2)$ Fast Read Number of Mode Bits $000b$: Mode Bits not support $46H$ $23:21$ $000b$ $(2-2-2)$ Fast Read Opcode $47H$ $31:24$ FFHFFHUnused $49H:48H$ $15:00$ $0xFFH$ $0xFFH$ $(4-4-4)$ Fast Read Number of Wait states $0000b$: Wait states (Dummy Clocks) not support (M7-M0 included) $44H$ $23:21$ $0100b$ $(4-4-4)$ Fast Read Number of Mode Bits $000b$: Mode Bits not support $010b$: Bbit Mode Bits a 2 dummy clocks $20:16$ $01000b$ $48H$ $(4-4-4)$ Fast Read Opcode $4BH$ $31:24$ EBH EBH $(4-4-4)$ Fast Read Opcode $4BH$ $31:24$ EBH EBH Sector Type 1 SizeSector//block size= 2^{N} Bytes $0x00b$: this sector type don't exist $4CH$ $07:00$ $0CH$ $0CH$ Sector Type 2 FizeSector//block size= 2^{N} Bytes $0x00b$: this sector type don't exist $4EH$ $31:24$ $52H$ $52H$ Sector Type 3 SizeSector//block size= 2^{N} Bytes $0x00b$: this sector type don't exist $50H$ $07:00$ $10H$ $10H$ Sector Type 3 SizeSector/block size= 2^{N} Bytes $0x00b$: this sector type don't exist $50H$ $07:00$ $10H$ $10H$ Sector Type 4 SizeSector/block size= 2^{N} Bytes $0x00b$: this sector type don't exist $52H$ $23:16$ $00H$ $00H$	Unused		45H:44H	15:00	0xFFH	0xFFH
(2-2-2) Fast Read Number of Mode Bits000b: Mode Bits not support46H46H000b(2-2-2) Fast Read Opcode000b: Mode Bits not support47H31:24FFHFFHUnused49H:48H15:000xFFH0xFFH0xFFH(4-4-4) Fast Read Number of Wait states0 0000b: Wait states (Dummy Clocks) not support (M7-M0 included)4AH20:1601000b(4-4-4) Fast Read Number of Mode Bits000b: Mode Bits not support (D00b: Mode Bits not support (D00b: Mode Bits not support (M7-M0)4AH23:21010b(4-4-4) Fast Read Opcode4BH31:24EBHEBHSector Type 1 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist4CH07:000CH0CHSector Type 2 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist4EH23:160FH0FHSector Type 3 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist50H07:0010H10HSector Type 4 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist51H15:08D8HD8HSector Type 4 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist52H23:1600H00H		. ,		20:16	00000b	
Unused49H:48H15:000xFFH0xFFH(4-4-4) Fast Read Number of Wait states0 0000b: Wait states (Dummy Clocks) not support (M7-M0 included) 000b: Mode Bits not support 010b: 8bit Mode Bits = 2 dummy clocks $(M7-M0)$ $4AH$ $20:16$ $01000b$ $48H$ (4-4-4) Fast Read Number of Mode Bits000b: Mode Bits not support 010b: 8bit Mode Bits = 2 dummy clocks $(M7-M0)$ $4BH$ $31:24$ EBH EBH (4-4-4) Fast Read Opcode4BH $31:24$ EBH EBH $0CH$ $0CH$ $0CH$ Sector Type 1 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist $4CH$ $07:00$ $0CH$ $0CH$ Sector Type 2 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist $4EH$ $23:16$ $0FH$ $0FH$ Sector Type 3 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist $50H$ $07:00$ $10H$ $10H$ Sector Type 3 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist $50H$ $07:00$ $10H$ $10H$ Sector Type 3 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist $50H$ $07:00$ $10H$ $10H$ Sector Type 4 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist $51H$ $15:08$ $D8H$ $D8H$			46H	23:21	000b	- 00H
(4-4-4) Fast Read Number of Wait states0 0000b: Wait states (Dummy Clocks) not support (M7-M0 included) 000b: Mode Bits not support 01b: 8bit Mode Bits a 2 dummy clocks (M7-M0)4AH20:1601000b 01000b48H(4-4-4) Fast Read Number of Mode Bits (M4-44) Fast Read Opcode000b: Mode Bits not support 01b: 8bit Mode Bits = 2 dummy clocks (M7-M0)4BH31:24EBHEBHSector Type 1 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist4CH07:000CH0CHSector Type 2 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist4EH23:160FH0FHSector Type 3 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist50H07:0010H10HSector Type 3 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist50H07:0010H10HSector Type 4 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist50H07:0010H10HSector Type 3 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist50H07:0010H10HSector Type 4 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist51H15:08D8HD8HSector Type 4 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist52H23:1600H00H	(2-2-2) Fast Read Opcode		47H	31:24	FFH	FFH
statesClocks) not support (M7-M0 included) 000b: Mode Bits not support 010b: Bbit Mode Bits not support 010b: Bbit Mode Bits = 2 dummy clocks (M7-M0)4AH20:160100b 100b4BH23:21010b00b10b8bit Mode Bits = 2 dummy clocks (M7-M0)4BH31:24EBHEBH(4-4-4) Fast Read Opcode4BH31:24EBHEBHEBHEBHSector Type 1 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist4CH07:000CH0CHSector Type 2 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist4EH23:160FH0FHSector Type 2 erase Opcode4FH31:2452H52H52HSector Type 3 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist50H07:0010H10HSector Type 3 erase OpcodeSector/block size=2^N Bytes 0x00b: this sector type don't exist50H07:0010H10HSector Type 3 erase OpcodeSector/block size=2^N Bytes 0x00b: this sector type don't exist50H07:0010H10HSector Type 3 erase OpcodeSector/block size=2^N Bytes 0x00b: this sector type don't exist51H15:08D8HD8HSector Type 4 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist52H23:1600H00H	Unused		49H:48H	15:00	0xFFH	0xFFH
(4-4-4) Fast Read Number of Mode Bits000b: Mode Bits not support 010b: 8bit Mode Bits = 2 dummy clocks (M7-M0)23:21010b(4-4-4) Fast Read Opcode4BH31:24EBHEBHSector Type 1 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist4CH07:000CH0CHSector Type 1 erase Opcode4DH15:0820H20HSector Type 2 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist4EH23:160FH0FHSector Type 2 erase OpcodeSector/block size=2^N Bytes 0x00b: this sector type don't exist4FH31:2452H52HSector Type 3 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist50H07:0010H10HSector Type 4 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist50H07:0010H10HSector Type 4 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist50H07:0010H10H		· ,		20:16	01000b	
Sector Type 1 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist4CH07:000CH0CHSector Type 1 erase Opcode4DH15:0820H20HSector Type 2 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist4EH23:160FH0FHSector Type 2 erase OpcodeSector/block size=2^N Bytes 0x00b: this sector type don't exist4FH31:2452H52HSector Type 3 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist50H07:0010H10HSector Type 3 erase OpcodeSector/block size=2^N Bytes 0x00b: this sector type don't exist51H15:08D8HD8HSector Type 4 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist52H23:1600H00H		010b: 8bit Mode Bits = 2 dummy clocks	4AH	23:21	010b	48H
Sector Type 1 SizeACH07:000CH0CH0x00b: this sector type don't exist4DH15:0820H20HSector Type 2 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist4EH23:160FH0FHSector Type 2 erase Opcode4FH31:2452H52HSector Type 3 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist50H07:0010H10HSector Type 3 erase OpcodeSector/block size=2^N Bytes 0x00b: this sector type don't exist50H07:0010H10HSector Type 3 erase OpcodeSector/block size=2^N Bytes 0x00b: this sector type don't exist51H15:08D8HD8HSector Type 4 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist52H23:1600H00H	(4-4-4) Fast Read Opcode		4BH	31:24	EBH	EBH
Sector Type 2 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist4EH23:160FH0FHSector Type 2 erase Opcode4FH31:2452H52HSector Type 3 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist50H07:0010H10HSector Type 3 erase Opcode51H15:08D8HD8HSector Type 4 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist52H23:1600H00H	Sector Type 1 Size		4CH	07:00	ОСН	ОСН
Sector Type 2 Size4EH23:160FH0FHSector Type 2 erase Opcode4FH31:2452H52HSector Type 3 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist50H07:0010H10HSector Type 3 erase Opcode51H15:08D8HD8HSector Type 4 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist52H23:1600H00H	Sector Type 1 erase Opcode		4DH	15:08	20H	20H
Sector Type 3 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist50H07:0010H10HSector Type 3 erase Opcode51H15:08D8HD8HSector Type 4 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist52H23:1600H00H	Sector Type 2 Size		4EH	23:16	OFH	OFH
Sector Type 3 Size50H07:0010H10HOx00b: this sector type don't exist50H07:0010H10HSector Type 3 erase Opcode51H15:08D8HD8HSector Type 4 SizeSector/block size=2^N Bytes 0x00b: this sector type don't exist52H23:1600H00H	Sector Type 2 erase Opcode		4FH	31:24	52H	52H
Sector/block size=2^N Bytes 52H 23:16 00H 00H	Sector Type 3 Size	,	50H	07:00	10H	10H
Sector Type 4 Size 0x00b: this sector type don't exist 52H 23:16 00H 00H	Sector Type 3 erase Opcode		51H	15:08	D8H	D8H
Sector Type 4 erase Opcode 53H 31:24 FFH FFH	Sector Type 4 Size	,	52H	23:16	00H	00H
	Sector Type 4 erase Opcode		53H	31:24	FFH	FFH



Description	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
Multiplier from typical erase time to maximum erase time		54H	3:0	1010b	
			8:4	00010b	
Erase Type 1 Erase, Typical time	Erase time=40ms/48ms		10:9	01b	
		55H	15:11	01001b	FEB5
Erase Type 2 Erase, Typical time	Erase time=150ms/160ms		17:16	01b	4A2AH
		- 56H	22:18	01101b	-
Erase Type 3 Erase, Typical time	Erase time=220ms/224ms		24:23	01b	
Erase Type 4 Erase, Typical time	Not exist	57H	31:25	1111111b	
Multiplier from typical time to max time for Page or Byte program	Erase Type n=1	58H	3:0	0100b	84H
Page Size	Page size=256Byte	-	7:4	1000b	_
Page Program Typical time	Page program=250us/256us		13:8	100011b	
Byte Program Typical time, first		59H	15:14	11b	E3H
Byte	First Byte program=20us/24us		18:16	100b	
Byte Program Typical time, additional Byte	Additional Byte program=2.5us/3us	5AH	23:19	00010b	14H
Chip Erase, Typical time	Chip erase typical time=70s/72s		30:24	1010001b	- 51H
Reserved		5BH	31	0b	
Prohibited Operations During Program Suspend			3:0	1000b	- A8H
Prohibited Operations During Erase Suspend		– 5CH	7:4	1010b	
Reserved			8	0b	
Program Resume to Suspend Interval	Interval=64us	5DH	12:9	0000b	60H
Suspend in-progress program			15:13	011b	-
max latency	max latency=20us/20us		19:16	0110b	
Erase Resume to Suspend Interval	Interval=64us	5EH	23:20	0000b	06Н
Suspend in-progress erase max latency	max latency=20us/20us	5FH	30:24	0110011b	33H
Suspend / Resume supported	0=support 1=not support		31	Ob	
Program Resume Instruction		60H	7:0	7AH	7AH
Program Suspend Instruction		61H	15:0	75H	75H
Resume Instruction		62H	23:16	7AH	7AH
Suspend Instruction		63H	31:24	75H	75H



Description	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
Reserved			1:0	00b	
Status Register Polling Device Busy	Use of legacy polling is supported by reading the Status Register with 05h instruction and checking WIP bit[0] (0=ready; 1=busy).	64H	7:2	000001b	04H
Exit Deep Power-Down to next operation delay	Delay=7us/7us	65H	14:8	0100111b	A7H
Exit Deep Power-Down Instruction	АВН		15 22:16	1b 1010101b	
Enter Deep Power-Down	В9Н	66H	23	1b	D5H
Instruction			30:24	1011100b	
Deep Power-Down Supported	0=support 1=not support	- 67H	31	Ob	5CH
4-4-4 mode disable sequences	Issue FFH or 66/99H, set 1001b If QPI not supported, set all bit to 0;	68H	3:0	1001b	39H
4-4-4 mode enable sequences	Support QE and 38H, set 0 0011b If QPI not supported, set all bit to 0;		7:4 8	0011b 0b	
0-4-4 mode supported	1=support 0=not support	69H	9	1b	06H
0-4-4 Mode Exit Method	M<7:0>=00H	-	15:10	000001b	
0-4-4 Mode Entry Method	M<7:0>=AXH		19:16	0100b	
Quad Enable Requirements (QER)	QE is in status register 2, bit 1	6AH	22:20	100b	C4H
RESET Disable	1=support 0=not support		23	1b	
Reserved		6BH	31:24	0000000b	00H
Volatile or Non-Volatile Register and Write Enable Instruction for Status Register 1		6CH	6:0	0001000b	08H
Reserved		1	7	0b	
Soft Reset and Rescue Sequence Support	66Н-99Н	6DH	13:8	010000b	50H
Exit 4-Byte Addressing	E9H: 0000 0001		15:14	01b	
LAIL T-DYLE AUGI COSIIIS		6EH	23:16	0000001b	01H
Enter 4-Bye Addressing	B7H: 0000 0001	6FH	31:24	0000001b	01H



Parameter Table (2): XTX Flash Parameter Tables

Description	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
Vcc Supply Maximum Voltage	2000H=2.000V 2700H=2.700V 3600H=3.600V	91H:90H	15:00	3600H	3600H
Vcc Supply Minimum Voltage	1650H=1.650V 2250H=2.250V 2350H=2.350V 2700H=2.700V	93H:92H	31:16	2700H	2700H
HW Reset# pin	0=not support 1=support		00	1b	F99FH
HW Hold# pin	0=not support 1=support		01	1b	
Deep Power-Down Mode	0=not support 1=support		02	1b	
SW Reset	0=not support 1=support		03	1b	
SW Reset Opcode	Should be issue Reset Enable(66H) before Reset cmd.	95H:94H	11:04	1001 1001b (99Н)	
Program Suspend/Resume	0=not support 1=support		12	1b	
Erase Suspend/Resume	0=not support 1=support		13	1b	
Unused			14	1b	
Wrap-Around Read mode	0=not support 1=support		15	1b	
Wrap-Around Read mode Opcode		96H	23:16	77H	77H
Wrap-Around Read data length	08H:support 8B wrap-around read 16H:8B&16B 32H:8B&16B&32B 64H:8B&16B&32B&64B	97H	31:24	64H	64H
Individual block lock	0=not support 1=support		00	1b	E8D9H
Individual block lock bit (Volatile/Nonvolatile)	0=Volatile 1=Nonvolatile	_	01	Ob	
Individual block lock Opcode			09:02	36H	
Individual block lock Volatile protect bit default protect status	0=protect 1=unprotect	9BH:98H	10	Ob	
Secured OTP	0=not support 1=support		11	1b	
Read Lock	0=not support 1=support		12	Ob	
Permanent Lock	0=not support 1=support		13	1b	
Unused			15:14	11b	
Unused			31:16	FFFFH	FFFFH



Parameter Table (3): 4-Byte Instruction Tables

Description	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
Support for (1-1-1) READ command.	0 = NOT supported		00	16	FFH
Instruction = 13H	1 = supported		00	1b	
Support for (1-1-1) FAST READ	0 = NOT supported		01	1b	
command. Instruction = 0CH	1 = supported		01	10	
Support for (1-1-2) FAST READ	0 = NOT supported		02	1b	
command. Instruction = 3CH	1 = supported		02		
Support for (1-2-2) FAST READ	0 = NOT supported		03	1b	
command. Instruction = BCH	1 = supported	6011			
Support for (1-1-4) FAST READ	0 = NOT supported	СОН	04	1b	
command. Instruction = 6CH	1 = supported		04	10	
Support for (1-4-4) FAST READ	0 = NOT supported		05	16	
command. Instruction = ECH	1 = supported		05	1b	-
Support for (1-1-1) Page Program	0 = NOT supported		00	1b	
command. Instruction = 12H	1 = supported		06	10	
Support for (1-1-4) Page Program	0 = NOT supported		07	16	
command. Instruction = 34H	1 = supported		07	1b	
Support for (1-4-4) Page Program	0 = NOT supported		00	16	8FH
command. Instruction = 3EH	1 = supported		08	1b	
Support for Erase Command – Type 1			09	1b	
size. Instruction lookup in next the	0 = NOT supported				
dword	1 = supported				
Support for Erase Command – Type 2	0 = NOT supported		10	1b	
size. Instruction lookup in next the					
dword	1 = supported				
Support for Erase Command – Type 3			11	1b	
size. Instruction lookup in next the	0 = NOT supported	6411			
dword	1 = supported	C1H			
Support for Erase Command – Type 4			12	Ob	
size. Instruction lookup in next the	0 = NOT supported				
dword	1 = supported				
Support for (1-1-1) DTR READ	0 = NOT supported		12	O.L.	
command. Instruction = 0EH	1 = supported	-	13	0b	
Support for (1-2-2) DTR READ	0 = NOT supported				
command. Instruction = BEH	1 = supported		14	0b	
Support for (1-4-4) DTR READ	0 = NOT supported				
command. Instruction = EEH	1 = supported		15	1b	
Support for volatile individual sector		С2н			1
lock Read command. Instruction = E0H	0 = NOT supported		16	0b	
	1 = supported				EOU
Support for volatile individual sector					FOH
lock Write command. Instruction =	0 = NOT supported 1 = supported		17	0b	
E1H					



Support for non-volatile individual sector lock Read command. Instruction = E2H	0 = NOT supported 1 = supported		18	Ob	
Support for non-volatile individual sector lock Write command. Instruction = E3H	0 = NOT supported 1 = supported		19	Ob	
Reserved	Reserved		23:20	1111b	
Reserved	Reserved	СЗН	31:24	FFH	FFH
Instruction for Erase Type 1	FFH = NOT supported	C4H	07:00	21H	21H
Instruction for Erase Type 2	FFH = NOT supported	C5H	15:08	5CH	5CH
Instruction for Erase Type 3	FFH = NOT supported	С6Н	23:16	DCH	DCH
Instruction for Erase Type 4	FFH = NOT supported	С7Н	31:24	FFH	FFH




5.1.9. Read Unique ID(4BH)

The Read Unique ID command accesses a factory-set read-only 128bit number that is unique to each device. The Unique ID can be used in conjunction with user software methods to help prevent copying or cloning of a system.


The Read Unique ID command sequence: CS# goes low \rightarrow sending Read Unique ID command \rightarrow 4 dummy bytes \rightarrow 128bit Unique ID Out \rightarrow CS# goes high.

The command sequence is show below.



Read Unique ID (4BH) in QPI mode

The Read Unique ID command is also supported in QPI mode. See the figure below, In QPI mode, the number of dummy clocks is configured by the "Set Read Parameters (COH)" command to accommodate a wide range application with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P[5:4] setting, the number of dummy clocks can be configured as either 4/6/8.




*Set Read Parameters command (C0H) can set the number of dummy cycles



5.1.10. Read Identification (9FH)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte. Any Read Identification (RDID) command while an Erase or Program cycle is in progress will not be decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# to low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit manufacture identification and device identification, stored in the memory, being shifted out on Serial Data Output, each bit being shifted out during the falling edge of Serial Clock. The command sequence is shown in the figure below. The Read Identification (RDID) command is terminated by driving CS# to high at any time during data output. When CS# is driven high, the device is put in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.






5.2. Array Access

5.2.1. Normal Read (03H/13H)

The Read Data Bytes (READ) command is followed by a 3-byte address (A23-A0) or a 4-byte address (A31-A0), and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fR, on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.





5.2.2. Fast Read (0BH/0CH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-byte address (A23-A0) or a 4-byte address (A31-A0) and a dummy byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fC, on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.




Figure 13. Read Data By test Higher Speed Sequence Diagram

Note: The device default is in 24-bit address mode. For 4-byte mode, the address length becomes 32-bit. **Fast Read (0BH) in QPI mode**

The Fast Read command is also supported in QPI mode. In QPI mode, the number of dummy clocks is configured by the "Set Read Parameters (COH)" command to accommodate a wide range application with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P[5:4] setting, the number of dummy clocks can be configured as either 4/6/8.





Figure 13a. Read Data Bytes at Higher Speed Sequence Diagram (QPI)



5.2.3. Dual Output Fast Read (3BH/3CH)


The Dual Output Fast Read command is followed by 3-byte address (A23-A0) or a 4-byte address (A31-A0) and a dummy byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in the figure below. The first byte addressed can be at any location. The address is automatically incremented to the next address after each byte of data is shifted out.





5.2.4. Dual I/O Fast Read(BBH/BCH)

The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input a 3-byte address (A23-0) or a 4-byte address (A31-A0) and the "Continuous Read Mode" bits (M7-M0) 2-bit per clock by SI and SO, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in the figure below. The first byte addressed can be at any location. The address is automatically incremented to the next address after each byte of data is shifted out.




Note: The device default is in 24-bit address mode. For 4-byte mode, the address length becomes 32-bit.



Dual I/O Fast Read with "Continuous Read Mode"

The Dual I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0) or a 4-byte address (A31-A0). If the "Continuous Read Mode" bits (M5- 4) =(1, 0), then the next Dual I/O Fast Read command (after CS# is raised and then lowered) does not require the BBH command code. The command sequence is shown in the figure below. If the "Continuous Read Mode" bits (M5- 4) do not equal (1, 0), the next command requires the first BBH command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5- 4) before issuing normal command.




Note: The device default is in 24-bit address mode. For 4-byte mode, the address length becomes 32-bit.

Rev 1.1



5.2.5. Quad Output Fast Read(6BH/6CH)

The Quad Output Fast Read command is followed by a 3-byte address (A23-A0) or a 4-byte address (A31-A0) and a dummy byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The command sequence is shown in the figure below. The first byte addressed can be at any location. The address is automatically incremented to the next address after each byte of data is shifted out.




Note: The device default is in 24-bit address mode. For 4-byte mode, the address length becomes 32-bit.



5.2.6. Quad I/O Fast Read(EBH/ECH)


The Quad I/O Fast Read command is similar to the Dual I/O Fast Read command but with the capability to input a 3-byte address (A23-0) or a 4-byte address (A31-A0) and a "Continuous Read Mode" byte (M7-0) and 4 dummy clocks 4-bit per clock by IOO, IO1, IO3, IO4, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IOO, IO1, IO2, IO3. The command sequence is shown in the figure below. The first byte addressed can be at any location. The address is automatically incremented to the next address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Fast read command.



Note: The device default is in 24-bit address mode. For 4-byte mode, the address length becomes 32-bit.

Quad I/O Fast Read (EBH/ECH) with "Continuous Read Mode"

The Quad I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0) or a 4-byte address (A31-A0). If the "Continuous Read Mode" bits (M5-4) =(1, 0), then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH command code. The command sequence is shown in the figure below. If the "Continuous Read Mode" (M5- 4) do not equal (1, 0), the next command requires the first EBH command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5- 4) before issuing normal command.







Quad I/O Fast Read (EBH/ECH) with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

The Quad I/O Fast Read command can be used to access a specific portion within a page by issuing "Set Burst with Wrap" (77H) commands prior to EBH. The "Set Burst with Wrap" (77H) command can either enable or disable the "Wrap Around" feature for the following EBH commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The "Set Burst with Wrap" command allows three "Wrap Bits" W6-W4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-W5 is used to specify the length of the wrap around section within a page.

Quad I/O Fast Read (EBH/ECH) in QPI mode

The Quad I/O Fast Read command is also supported in QPI mode. See the figure below. In QPI mode, the number of dummy clocks (8 dummy by default) is configured by the "Set Read Parameters (COH)" command to accommodate a wide range application with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P[5:4] setting, the number of dummy clocks can be configured as either 4/6/8. In QPI mode, the "Continuous Read Mode" bits M7-M0 are also considered as dummy clocks. "Continuous Read Mode" feature is available in QPI mode for Quad I/O Fast Read command. The "Wrap Around" feature is also available in QPI mode for Quad I/O Fast Read command. The "Wrap Length" and the number of dummy clocks can be configured by the "Set Read Parameters (COH)" command. Also EDH and EEH are alternative ways to perform "Wrap Around" under QPI mode.





Figure 17b. Quad I/O Fast Read Sequence Diagram (M5-4= (1, 0) QPI)



5.2.7. Quad I/O Word Fast Read(E7H)


The Quad I/O Word Fast Read command is similar to the Quad I/O Fast Read command input a 3-byte address (A23-0) or a 4-byte address (A31-A0) and the "Continuous Read Mode" bits (M7-0) and 2 dummy clocks 4bit per clock by IO0, IO1, IO3, IO4, except that the lowest address bit (A0) must equal 0. The command sequence is shown in the figure below. The first byte addressed can be at any location. The address is automatically incremented to the next address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Word Fast read command.



Note: The device default is in 24-bit address mode. For 4-byte mode, the address length becomes 32-bit.

Quad I/O Word Fast Read with "Continuous Read Mode"

The Quad I/O Word Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M5- 4) = (1, 0), then the next Quad I/O Word Fast Read command (after CS# is raised and then lowered) does not require the E7H command code. The command sequence is shown in the figure below. If the "Continuous Read Mode" bits (M5- 4) do not equal (1, 0), the next command requires the first E7H command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M7-0) before issuing normal command.






Quad I/O Word Fast Read with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

The Quad I/O Word Fast Read command can be used to access a specific portion within a page by issuing "Set Burst with Wrap" (77H) commands prior to E7H. The "Set Burst with Wrap" (77H) command can either enable or disable the "Wrap Around" feature for the following E7H commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command. The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The "Set Burst with Wrap" command allows three "Wrap Bits" W6-W4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-W5 is used to specify the length of the wrap around section within a page.




5.2.8. DTR Fast Read (0DH)

The DTR Fast Read instruction is similar to the Fast Read instruction except that the 24-bit or 32-byte address input and the data output require DTR (Double Transfer Rate) operation. This is accomplished by adding six dummy clocks after a 3-byte address (A23-A0) or a 4-byte address (A31-A0) as shown in the figure below. The dummy clocks allow the devices internal circuits additional time for setting up the initial address. During the dummy clocks the data value on the DO pin is a "don't care".



Note: The device default is in 24-bit address mode. For 4-byte mode, the address length becomes 32-bit. **DTR Fast Read (0Dh) in QPI Mode**

The DTR Fast Read instruction is also supported in QPI mode. The number of dummy clocks for "DTR Fast Read" (0DH) under QPI mode and "DTR Fast Read Quad IO" (EDH) can be set by the Latency Code (LC) in status register. When the LC bit is set to 0, which is default, the number of dummy clock cycles is 8. When the LC bit is set to 1, the dummy clock cycles is 6.






5.2.9. DTR Fast Read Dual I/O(BDH)

The DTR Fast Read Dual I/O (BDH) instruction allows for improved random access while maintaining two IO pins, IOO and IO1. It is similar to the Fast Read Dual Output (3BH) instruction but with the capability to input a 3-byte address (A23-A0) or a 4-byte address (A31-A0) two bits per clock. This reduced instruction overhead may allow for code execution (XIP) directly from the Dual SPI in some applications.


DTR Fast Read Dual I/O with "Continuous Read Mode"

The DTR Fast Read Dual I/O instruction can further reduce instruction overhead through setting the "Continuous Read Mode" bits (M7-0) after a 3-byte address (A23-A0) or a 4-byte address (A31-A0), as shown in "3BH" command description. The upper nibble of the (M7-4) controls the length of the next DTR Fast Read Dual I/O instruction through the inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don't care ("x"). However, the IO pins should be high-impedance for 4 dummy clocks prior to the falling edge of the first data out clock.

If the "Continuous Read Mode" bits M5-4 = (1, 0), then the next DTR Fast Read Dual I/O instruction (after /CS is raised and then lowered) does not require the BDH instruction code, as shown in the figure below. This reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered after /CS is asserted low. If the "Continuous Read Mode" bits M5-4 do not equal to (1,0), the next instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus returning to normal operation. It is recommended to input FFFFh/FFFFh on IOO for the next instruction (16/20 clocks), to ensure M4 = 1 and return the device to normal operation.



Note: The device default is in 24-bit address mode. For 4-byte mode, the address length becomes 32-bit.





5.2.10. DTR Fast Read Quad I/O(EDH/EEH)

The DTR Fast Read Quad I/O (EDH) instruction is similar to the Fast Read Dual I/O (BBH) instruction except that address and data bits are input and output through four pins IOO, IO1, IO2 and IO3 and several Dummy clocks(including M7-M0) are required in SPI mode prior to the data output. The Quad I/O dramatically reduces instruction overhead allowing faster random access for code execution (XIP) directly from the Quad SPI. The Quad Enable bit (QE) of Status Register must be set to enable the DTR Fast Read Quad I/O Instruction.

The number of dummy clocks for "DTR Fast Read" (0DH) under QPI mode and "DTR Fast Read Quad I/O" (EDH) under SPI and QPI mode can be set by the Latency Code (LC) in status register. When the LC bit is set to 0, which is default, the number of dummy clock cycles is 8. When the LC bit is set to 1, the dummy clock cycles is 6.

DTR Fast Read Quad I/O with "Continuous Read Mode"

The DTR Fast Read Quad I/O instruction can further reduce instruction overhead through setting the "Continuous Read Mode" bits (M7-0) after inputing the 3-byte address (A23-0) or a 4-byte address (A31-A0), as shown in "6BH" or "6CH" command description. The upper nibble of the (M7-4) controls the length of the next DTR Fast Read Quad I/O instruction through the inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don't care ("x"). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.

If the "Continuous Read Mode" bits M5-4 = (1,0), then the next DTR Fast Read Quad I/O instruction (after /CS is raised and then lowered) does not require the EBh instruction code. This reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered after /CS is asserted low. If the "Continuous Read Mode" bits M5-4 do not equal to (1,0), the next instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus returning to normal operation. It is recommended to input FFh/3FFh on IOO for the next instruction (8/10 clocks), to ensure M4 = 1 and return the device to normal operation.









Figure 21a. DTR Fast Read Quad I/O (Previous instruction set M5-4=10, SPI Mode)



Note: The device default is in 24-bit address mode. For 4-byte mode, the address length becomes 32-bit.

DTR Fast Read Quad I/O with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

The DTR Fast Read Quad I/O command can be used to access a specific portion within a page by issuing "Set Burst with Wrap" (77H) commands prior to EDH or EEH. The "Set Burst with Wrap" (77H) command can either enable or disable the "Wrap Around" feature for the following EDH or EEH commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands.

The "Set Burst with Wrap" command allows three "Wrap Bits" W6-W4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-W5 is used to specify the length of the wrap around section within a page.

DTR Fast Read Quad I/O (EDH/EEH) in QPI Mode

The DTR Fast Read Quad I/O instruction is also supported in QPI mode, as shown in the figure below. In QPI mode, the "Continuous Read Mode" bits M7-0 are also considered as dummy clocks. In the default setting, the data output will follow the Continuous Read Mode bits immediately.

The "Wrap Around" feature is also available in QPI mode for DTR Fast Read Quad I/O command. The "Wrap Length" can be configured by the "Set Read Parameters (COH)" command. However, the number of dummy clocks is set by LC bit in status register and cannot be configured by the "Set Read Parameters (COH)" command for DTR Fast Read Quad I/O instruction. Also EBH and ECH are alternative ways to perform "Wrap Around" under QPI mode.

"Continuous Read Mode" feature is also available in QPI mode for DTR Fast Read Quad I/O instruction. Please refer to the description on previous pages.






Figure 21b. DTR Fast Read Quad I/O (Initial instruction or previous M5-4≠10, QPI Mode)




5.2.11. Page Program(02H/12H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.


The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address bytes and at least one data byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low \rightarrow sending Page Program command \rightarrow 3-byte address or 4-byte address on SI \rightarrow at least 1 byte data on SI \rightarrow CS# goes high. The command sequence is shown in the figure below. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is tPP) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (T/B, BP3, BP2, BP1, BP0) is not executed.









5.2.12. Quad Page Program(32H/34H)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. To use Quad Page Program, the Quad Enable bit in status register Bit9 must be set (QE=1). A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The Quad Page Program command is entered by driving CS# Low, followed by the command code (32H/34H), three address bytes and at least one data byte on IO pins.

The command sequence is shown in the figure below. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Quad Page Program command will not be executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is tPP) is initiated. While the Quad Page Program cycle is in progress, the Status Register can be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

Figure 23. Quad Page Program Sequence Diagram CS# 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 9 10 11 SCLK $] \sqcup \sqcup$ 24-bit address(A23:A0) Command SI / 32H 6 X 5 X 4 X 3 X 2 X 1 . MSB SO(IO1) · WP#(IO2) HOLD#(IO3) -CS# 536 537 538 538 539 540 541 542 543 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 SCLK SI(IO0) -(4 X 0) 4 X 0 X 4 X 0 X 4 X 0 X (4 X 0) 4X0X4X0 5X1 SO(IO1) -WP#(IO2) -**&**6X2**X**6X2**X**6X2**X**6X2**X**6X2**X**6X2**X**6X2**X**6X2**X**6X2**X**6X2 6X2X6X2 6X2 ¥6X2¥6X2 HOLD#(IO3) Byte10 Byte11 Byte12 Byte13 Byte14

A Quad Page Program command applied to a page which is protected by the Block Protect (T/B, BP3, BP2, BP1, BP0) will not be executed.




5.2.13. Extend Quad Page Program (C2H/3EH)

The Extend Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The extend quad Page Program command is entered by driving CS# Low, followed by the command code (C2H/3EH), three or four address bytes and at least one data byte on IO pins.

If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Extend Quad Page Program (EPP) command is not executed.

As soon as CS# is driven high, the self-timed Extend Quad Page Program cycle (whose duration is tPP) is initiated. While the Extend Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Extend Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

An Extend Quad Page Program command applied to a page which is protected by the Block Protect (T/B, BP3, BP2, BP1, and BP0) is not executed.






5.2.14. Sector Erase(20H/21H)


The Sector Erase (SE) command is for erasing all the data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Sector Erase command. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3-address byte or 4-byte addresson SI. Any address inside the sector is a valid address for the Sector Erase (SE) command.

The Sector Erase command sequence: CS# goes low \rightarrow sending Sector Erase command \rightarrow 3-byte address or 4-byte address on SI \rightarrow CS# goes high. The command sequence is shown in the figure below. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Sector Erase (SE) command will not be executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is tSE) is initiated. While the Sector Erase cycle is in progress, the Status Register can be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (T/B, BP3, BP2, BP1, BP0) bit will not be executed.

Note: Power disruption during erase operation will cause incomplete erase, thus it is recommended to perform a re-erase once power resume.



Note: The device default is in 24-bit address mode. For 4-byte mode, the address length becomes 32-bit.






5.2.15. 32k Block Erase(52H/5CH)


The 32KB Block Erase (BE) command is for erasing all the data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the 32KB Block Erase command. The 32KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and 3 address bytes or 4-byte address on SI, driving CS# high. Any address inside the block is a valid address for the 32KB Block Erase (BE) command.

The 32KB Block Erase command sequence: CS# goes low \rightarrow sending 32KB Block Erase command \rightarrow 3-byte address or 4-byte address on SI \rightarrow CS# goes high. The command sequence is shown in the figure below. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 32KB Block Erase (BE) command will not be executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is tBE) is initiated. While the Block Erase cycle is in progress, the Status Register can be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase (BE) command applied to a block which is protected by the Block Protect (T/B, BP3, BP2, BP1, BP0) bits will not be executed.

Note: Power disruption during erase operation will cause incomplete erase, thus it is recommended to perform a re-erase once power resume.



Note: The device default is in 24-bit address mode. For 4-byte mode, the address length becomes 32-bit.



Note: The device default is in 24-bit address mode. For 4-byte mode, the address length becomes 32-bit.

Rev 1.1




5.2.16. 64k Block Erase(D8H/DCH)

The 64KB Block Erase (BE) command is for erasing all the data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit, before sending the 64KB Block Erase command. The 64KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and 3 address bytes or 4-byte address on SI, driving CS# high. Any address inside the block is a valid address for the 64KB Block Erase (BE) command.

The 64KB Block Erase command sequence: CS# goes low \rightarrow sending 64KB Block Erase command \rightarrow 3-byte address or 4-byte address on SI \rightarrow CS# goes high. The command sequence is shown in the figure below. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 64KB Block Erase (BE) command will not be executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is tBE) is initiated. While the Block Erase cycle is in progress, the Status Register can be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase (BE) command applied to a block which is protected by the Block Protect (T/B, BP3, BP2, BP1, BP0) bits will not be executed.

Note: Power disruption during erase operation will cause incomplete erase, thus it is recommended to perform a re-erase once power resume.



Note: The device default is in 24-bit address mode. For 4-byte mode, the address length becomes 32-bit.




Figure 27a. 64KB Block Erase Sequence Diagram (QPI)




5.2.17. Chip Erase(60H/C7H)

The Chip Erase (CE) command is for erasing all the data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit, before sending the Chip Erase command .The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI).

The Chip Erase command sequence: CS# goes low \rightarrow sending Chip Erase command \rightarrow CS# goes high. The command sequence is shown in the figure below. CS# must be driven high after the eighth bit of the command code has been latch in, otherwise the Chip Erase command will not be executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is tCE) is initiated. While the Chip Erase cycle is in progress, the Status Register can be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is ignored if one or more sectors are protected.

Note: Power disruption during erase operation will cause incomplete erase, thus it is recommended to perform a re-erase once power resume.



5.3. Device Operations

5.3.1. Enable Reset (66H) and Reset (99H)

If the Reset command is accepted, any on-going internal operation will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status (WEL), Read Parameter setting (P7-P0) and Wrap Bit Setting (W6-W4).

The "Reset (99H)" command sequence as follow: CS# goes low \rightarrow Sending Enable Reset command \rightarrow CS# goes high \rightarrow CS# goes low \rightarrow Sending Reset command \rightarrow CS# goes high. Once the Reset command is accepted by the device, the device will take approximately tRST_R to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the BUSY bit and the SUS bit in Status Register before issuing the Reset command sequence.

The Enable Reset (66H) command must be issued prior to a Reset(99H) command and any other commands can't be inserted between them. Otherwise, Enable Reset (66H) command will be cleared. **Figure 30. Enable Reset and Reset command Sequence Diagram**





Figure 30a. Enable Reset and Reset command Sequence Diagram (QPI)



Rev 1.1



5.3.2. Write Enable(06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Erase Security Register, Program Security Register and Write Status Register (WRSR) command. The Write Enable (WREN) command sequence: CS# goes low -> Sending the Write Enable command -> CS# goes high.





Figure 31a. Write Enable Sequence Diagram (QPI)







5.3.3. Write Enable for Volatile Status Register (50H)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command and any other commands can't be inserted between them. Otherwise, Write Enable for Volatile Status Register will be cleared. The Write Enable for Volatile Status Register command to change the volatile Status Register bit values.











5.3.4. Write Disable(04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low \rightarrow Sending the Write Disable command \rightarrow CS# goes high. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase and Chip Erase commands.





Figure 33a. Write Disable Sequence Diagram (QPI)





5.3.5. Program Erase Suspend(75H)

The Program/Erase Suspend command "75H", allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Status Register command (01H/31H/11H) and Erase/Program Security Registers command (44H,42H) and Erase commands (20H, 52H, D8H, C7H, 60H) and Page Program command (02H / 32H) are not allowed during Program suspend. The Write Status Register command (01H/31H/11H) and Erase Security Registers command (44H) and Erase commands (20H, 52H, D8H, C7H, 60H) are not allowed during Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of "tSUS" (See AC Characteristics) is required to suspend the program/erase operation.

The Program/Erase Suspend command will be accepted by the device only if the SUS bit in the Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared from 1 to 0 within "tSUS" and the SUS bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state. The command sequence is show in the figure below.





Figure 34. Program/Erase Suspend Sequence Diagram

Figure 34a. Program/Erase Suspend Sequence Diagram(QPI)





5.3.6. Program Erase Resume (7AH)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase command will be accepted by the device only if the SUS bit equal to 1 and the WIP bit equal to 0. After issued the SUS bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active. The command sequence is show in the figure below.





Figure 35a. Program/Erase Resume Sequence Diagram (QPI)






5.3.7. Enable QPI(38H)


The device support both Standard/Dual/Quad SPI and QPI mode. The "Enable QPI (38H)" command can switch the device from SPI mode to QPI mode. See the command Table 2 for all support QPI commands. In order to switch the device to QPI mode, the Quad Enable (QE) bit in Status Register must be set to 1 first, and "Enable QPI (38H)" command must be issued. If the QE bit is 0, the "Enable QPI (38H)" command will be ignored and the device will remain in SPI mode. When the device is switched from SPI mode to QPI mode, the existing Write Enable Latch and the Wrap Length setting will remain unchanged.

Figure 36. Enable QPI mode command Sequence Diagram



5.3.8. Continuous Read Mode Reset / Disable QPI (FFH)


The Dual/Quad I/O Fast Read operations, "Continuous Read Mode" bits (M7-0) are implemented to further reduce command overhead. By setting the (M7-0) to AXH, the next Dual/Quad I/O Fast Read operations do not require the BBH/BCH/EBH/ECH/E7H/BDH/EDH/EEH command code. If Continuous Read Mode bits are set to "AXH", the device will not recognize any standard SPI commands. So Continuous Read Mode Reset command will release the Continuous Read Mode from the "AXH" state and allow standard SPI command to be recognized. The command sequence is show in the figure below.






Disable QPI (FFH)

To exit the QPI mode and return to Standard/Dual/Quad SPI mode, the "Disable QPI (FFH)" command must be issued. When the device is switched from QPI mode to SPI mode, the existing Write Enable Latch and the Wrap Length setting will remain unchanged. When the device is in QPI mode, the first FFH command will exit continuous read mode and the second FFH command will exit QPI mode.








5.3.9. Set Burst With Wrap(77H)

The Set Burst with Wrap command is used in conjunction with "Quad I/O Fast Read", "Quad I/O Word Fast Read" and "Quad Read Under DTR" command to access a fixed length of 8/16/32/64-byte section within a 256-byte page, in standard SPI mode. The Set Burst with Wrap command sequence: CS# goes low \rightarrow Send Set Burst with Wrap command \rightarrow Send 24 dummy bits \rightarrow Send 8 bits "Wrap bits" \rightarrow CS# goes high

W6,W5	W	4=0	W4=1(default)		
VV0,VV3	Wrap Around Wrap Length V		Wrap Around	Wrap Length	
0,0	Yes	8-byte	No	N/A	
0,1	Yes	16-byte	No	N/A	
1,0	Yes	32-byte	No	N/A	
1,1	Yes	64-byte	No	N/A	

If the W6-W4 bits are set by the Set Burst with Wrap command, all the following "Quad I/O Fast Read", "Quad I/O Word Fast Read" and "Quad Read Under DTR" command will use the W6-W4 setting to access the 8/16/32/64-byte section within any page. To exit the "Wrap Around" function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4=1. The Wrap Length set by W5-W6 in Standard SPI mode is still valid in QPI mode and can also be re-configured by "Set Read Parameters (COH) command.





5.3.10. Set Read Parameters(C0H)

In QPI mode, to accommodate a wide range of applications with different needs for either maximum readfrequency or minimum data access latency, "Set Read Parameters (COH)" instruction can be used to configure the number of dummy clocks for "Fast Read (OBH)", "Fast Read Quad I/O (EBH/ECH)" and "Quad Read Under DTR(EDH/EEH)" instructions. In Standard SPI mode, the "Set Read Parameters (COH)" instruction is not accepted.


The dummy clocks for various Fast Read instructions in Standard/Dual/Quad SPI mode are fixed and will remain unchanged when the device is switched from Standard SPI mode to QPI mode and requires to be set again, prior to any OBH, EBH/ECH, EDH/EEH instructions. When the device is switched from QPI mode to SPI mode, the number of dummy clocks goes back to default.

The default "Wrap Length" after a power up or a Reset instruction is 8 bytes, the default number of dummy clocks is 8. The "Wrap Length" is set by W6-4 bit in the "Set Burst with Wrap (77H)" instruction in Standard SPI mode and by P1-P0 in the "Set Read Parameters (C0H)" in the QPI mode. The Wrap Length set by P1-P0 in QPI mode is still valid in SPI mode and can also be re-configured by "Set Burst with Wrap (77H)".

COH adds an extra bit P2 for Disable/Enable Wrap function. Execute COH and then follows EBH or ECH, performs the read operation with "Wrap Around" in QPI mode. This function is similar to the "Fast Read (OBH)" command in QPI mode, except the addressing of the read operation will "Wrap Around" to the beginning boundary of the "Wrap Around" once the ending boundary is reached. The "Wrap Length" and the number of dummy clocks can be configured by the "Set Read Parameters (COH)" command. Also EDH and EEH are alternative ways to perform "Wrap Around".

P5-P4	Dummy Clocks	Maximum Read	P2	P1-P0	Wrap Length
		Frequency			
0 0	4	80MHz	Enable Wrap=0	00(Default)	8-byte
0 1	4	80MHz	Disable Wrap=1 (Default)	01	16-byte
10	6	96MHz		10	32-byte
11 (Default)	8	96MHz		11	64-byte







5.3.11. Enable 4-byte Mode (B7H)

The Enable 4-byte Mode command enables accessing the address length of 32-bit for the memory area of the higher density (larger than 128Mb). The device default is in 24-bit address mode. After sending the Enable 4-byte Mode command, the ADS bit will be set to 1 to indicate the 4-byte address mode has been enabled. Once the 4-byte address mode is enabled, the address length becomes 32-bit instead of the default 24 bit. The Disable 4-byte mode or Reset or Power-off will disable 4-byte mode.





Figure 41a Enable 4-byte Mode Sequence Diagram (QPI)



5.3.12. Disable 4-byte Mode (E9H)

The Disable 4-byte Mode command is executed to exit the 4-byte address mode and return to the default 3-byte address mode. After sending the Disable 4-byte Mode command, the ADS bit will be clear to be 0 to indicate the 4-byte address mode has been disabled, and then the address length will return to 24-bit.








Figure 42a Disable 4-byte Mode Sequence Diagram (QPI)



5.3.13. Clear SR Flags (30H)

The Clear Status Register Flags command resets S18 (Program Error bit) and S19 (Erase Error bit) from status register. It is not necessary to set the WEL bit before the Clear Status Register command is executed. The Clear SR command will be not accepted even when the device remains busy with WIP set to 1, as the device does remain busy when either error bit is set. The WEL bit will be unchanged after this command is executed. Figure 43 Clear Status Register Flags Sequence Diagram (SPI)







5.3.14. Deep Power-Down(B9H)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest power consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But the Standby Mode is different from the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the flash memory has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down and Read Device ID (RDI) command(ABH) and Software Reset(66H + 99H). These commands release the flash memory from the Deep Power-Down Mode.

The Deep Power-Down Mode automatically stops at Power-Off, and the device always Power-Up in the Standby Mode. The Deep Power-Down (DP) command is entered by driving CS# low, followed by the command code on SI, driving CS# high.

The Deep Power-Down command sequence: CS# goes low \rightarrow sending Deep Power-Down command \rightarrow CS# goes high. The command sequence is shown in the figure below. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command will not be executed. As soon as CS# is driven high, it requires a time duration of tDP before the supply current is reduced to ICC2 and the Deep Power-Down Mode is entered. Any input of Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress. Figure 45. Deep Power-Down Sequence Diagram







5.3.15. Release From Deep Power-Down(ABH)

The Release from Deep Power-Down and Read Device ID command is a multi-purpose command. It can be used to release the device from Deep Power-Down Mode or obtain the devices electronic identification (ID) number.

To release the device from Deep Power-Down Mode, the command is issued by driving the CS# pin low, shifting the instruction code "ABH" and driving CS# high as shown in Figure 46. Release from Deep Power-Down Mode will take the time duration of tRES1 (See AC Characteristics) before the device resume to normal state and other command are accepted. The CS# pin must remain high during the tRES1 time duration.

When the command is used only to obtain the Device ID while the flash memory is not in Deep Power-Down Mode, the command is initiated by driving the CS# pin low and shifting the instruction code "ABH" followed by 3 dummy bytes. The Device ID bits are then shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 46b. The Device ID value for the device is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.

When the command is used to release the device from Deep Power-Down Mode and obtain the Device ID, the command is the same as previously described, and shown in Figure 46b., except that after CS# is driven high it must remain high for a time duration of tRES2 (See AC Characteristics). After this time duration the device will resume to normal mode and other command will be accepted. If the Release from Deep Power-Down and Read Device ID command is issued while an Erase, Program or Write cycle is in process (when WIP equal 1) the command will be ignored and will not affect the current cycle.







Figure 46. Release Power-Down Sequence Diagram












5.4. One-Time Programmable (OTP) Operations

5.4.1. Read Security Register(48H)


The Read Security Registers command is similar to Fast Read command. The command is followed by a 3byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency fC, during the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next address after each byte of data is shifted out. Once the A9-A0 address reaches the last byte of the register (Byte 3FFH), it will reset to 000H, the command is completed by driving CS# high.

ADDRESS	A23-A14	A13-A12	A11-A10	A9-A0				
Security Register 1	don't care	01b	00b	Byte Address				
Security Register 2	don't care	10b	00b	Byte Address				



Note: The device default is in 24-bit address mode. For 4-byte mode, the address length becomes 32-bit. Note: The Byte Address A2-A0 must be 000.





Note: The device default is in 24-bit address mode. For 4-byte mode, the address length becomes 32-bit.




5.4.2. Program Security Register(42H)


The Program Security Registers command is similar to the Page Program command. It allows from 1 to 256 bytes Security Registers data to be programmed. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42H), three address bytes and at least one data byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is tPP) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit (LB1) is set to 1, the Security Registers 1 will be permanently locked. If the Security Registers Lock Bit (LB2) is set to 1, the Security Registers 2 will be permanently locked. Program Security Registers command will be ignored.

ADDRESS	A23-A14	A13-A12	A11-A10	A9-A0
Security Register 1	don't care	01b	00b	Byte Address
Security Register 2	don't care	10b	00b	Byte Address



Note: The device default is in 24-bit address mode. For 4-byte mode, the address length becomes 32-bit.



Note: The device default is in 24-bit address mode. For 4-byte mode, the address length becomes 32-bit.



5.4.3. Erase Security Register(44H)


The device provides two 1024-byte Security Registers which only erased each 1024-byte at once. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.


The Erase Security Registers command sequence: CS# goes low \rightarrow sending Erase Security Registers Command \rightarrow CS# goes high. The command sequence is shown in the figure below. CS# must be driven high after the eighth bit of the command code has been latched in, otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is tSE) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

The Security Registers Lock Bit (LB1, LB2) in the Status Register can be used to OTP protect the security registers. If the Security Registers Lock Bit (LB1) is set to 1, the Security Registers 1 will be permanently locked; If the Security Registers Lock Bit (LB2) is set to 1, the Security Registers 2 will be permanently locked, the Erase Security Registers command will be ignored.

ADDRESS	A23-A14	A13-A12	A11-A10	A9-A0
Security Register1	don't care	01b	00b	don't care
Security Register2	don't care	10b	00b	don't care



Note: The device default is in 24-bit address mode. For 4-byte mode, the address length becomes 32-bit. Figure 49a. Erase Security Registers command Sequence Diagram



Note: The device default is in 24-bit address mode. For 4-byte mode, the address length becomes 32-bit.



5.5. Advanced Sector Protection Operations 5.5.1. Global Block/Sector Lock (7EH) or Unlock (98H)

All Block/Sector Lock bits can be set to 1 by the Global Block/Sector Lock command, or can set to 0 by the Global Block/Sector Unlock command.

The Global Block/Sector Lock command (7EH) sequence: CS# goes low \rightarrow SI: Sending Global Block/Sector Lock command \rightarrow CS# goes high. The command sequence is shown in Figure 50.

The Global Block/Sector Unlock command (98H) sequence: CS# goes low \rightarrow SI: Sending Global Block/Sector Unlock command \rightarrow CS# goes high. The command sequence is shown in Figure 50b.

Figure 50. The Global Block/Sector Lock Sequence Diagram




Figure 50a. The Global Block/Sector Lock Sequence Diagram (QPI)






Figure 50b. The Global Block/Sector Unlock Sequence Diagram





Figure 50c. The Global Block/Sector Unlock Sequence Diagram (QPI)





5.5.2. Individual Block/Sector Lock (36H)/Unlock (39H)/Read (3DH)

The individual block/sector lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block/Sector Locks, the WPS bit in Status Register must be set to 1. If WPS=0, the write protection will be determined by the combination of CMP, T/B, BP (3:0) bits in the Status Register. The Individual Block/Sector Lock bits are volatile bits, the default values of which after device power up or after a Reset are 1.

The individual Block/Sector Lock command (36H) sequence: CS# goes low \rightarrow SI: Sending individual Block/Sector Lock command \rightarrow SI: Sending 24bits individual Block/Sector Lock Address \rightarrow CS# goes high. The command sequence is shown in Figure 51.

The individual Block/Sector Unlock command (39H) sequence: CS# goes low \rightarrow SI: Sending individual Block/Sector Unlock command \rightarrow SI: Sending 24bits individual Block/Sector Lock Address \rightarrow CS# goes high. The command sequence is shown in Figure 51b.

The Read individual Block/Sector lock command (3DH) sequence: CS# goes low \rightarrow SI: Sending Read individual Block/Sector Lock command \rightarrow SI: Sending 24bits individual Block/Sector Lock Address \rightarrow SO: The Block/Sector Lock Bit will out \rightarrow CS# goes high. If the least significant bit(LSB) is 1, the corresponding block/sector is locked, if the LSB is 0, the corresponding block/sector is unlocked, Erase/Program operation can be performed. The command sequence is shown in Figure 51d.





Figure 51a. Individual Block/Sector Lock command Sequence Diagram (QPI)











Figure 51c. Individual Block/Sector Unlock command Sequence Diagram (QPI)














6. ELECTRICAL CHARACTERISTICS

6.1. Power-on Timing



Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min	Max	Unit
t _{vsL}	VCC(min) To CS# Low	1		ms
V _{WI}	Write Inhibit Voltage	1.5	2.5	V

6.2. Initial Delivery State

The device is delivered with the memory array erased: all bits are set to 1(each byte contains FFH). All Status Register bits except S22 bits are 0, S22 bit is 1.

6.3. Latch up Characteristics

Parameter	Min	Max	
Input Voltage Respect To VSS On I/O Pins	-1.0V	VCC+1.0V	
VCC Current	-200mA	200mA	



6.4. Absolute Maximum Ratings


Parameter	Value	Unit
Ambient Operating Temperature	-40 to 85	°C
StorageTemperature	-65 to 150	°C
Output Short Circuit Current	200	mA
Applied Input/Output Voltage	-0.5 to 4.0	V
VCC	-0.5 to 4.0	V

6.5. Capacitance Measurement Condition


Symbol	Parameter	Min	Тур	Max	Unit	Conditions
CIN	Input Capacitance			6	pF	VIN=0V
COUT	Output Capacitance			8	pF	VOUT=0V
CL	Load Capacitance	30			pF	
	Input Rise And Fall time			5	ns	
	Input Pulse Voltage	0.1VCC to 0.8VCC		/CC	V	
	Input Timing Reference Voltage	0.2VCC to 0.7VCC		V		
	Output Timing Reference Voltage		0.5VCC		V	

Input Test Waveform and Measurement Level

Maximum Negative Overshoot Waveform



Maximum Positive Overshoot Waveform





6.6. DC Characteristics

(T=-40°C~85°C,VCC=2.70~3.60V)

Symbol	Parameter	Test Condition	Min.	Тур	Max.	Unit
ILI	Input Leakage Current				±2	μA
ILO	Output Leakage Current				±2	μΑ
ICC1	Standby Current	CS#=VCC VIN=VCC or VSS		15	50	μΑ
ICC2	Deep Power-Down Current	CS#=VCC VIN=VCC or VSS		1	20	μΑ
	ICC3 Note3 Operating Current(Read)	CLK=0.1VCC/0.9VCC at 108MHz,		10	30	mA
		Q=Open(*1,*2,*4 I/O)				
ICC3 Note3		CLK=0.1VCC/0.9VCC at 80MHz, Q=Open(*1,*2,*4 I/O)		8	22	mA
		CLK=0.1VCC/0.9VCC at 48MHZ, Q=Open(*1,*2,*4 I/O)		6	17	mA
ICC4	Operating Current(PP)	CS#=VCC			30	mA
ICC5	Operating Current(WRSR)	CS#=VCC			10	mA
ICC6	Operating Current(SE)	CS#=VCC			25	mA
ICC7	Operating Current(BE)	CS#=VCC			25	mA
VIL	Input Low Voltage		-0.5		0.2VCC	V
VIH	Input High Voltage		0.7VCC		VCC+0.4	V
VOL	Output Low Voltage	IOL=1.6mA			0.4	V
VOH	Output High Voltage	IOH=-100uA	VCC-0.2			V

Note:

1. Typical values given for TA=25°C.

2. Value guaranteed by design and/or characterization, not 100% tested in production.

3. Typical values of ICC3 given for Pattern 00 FF.



6.7. AC Characteristics

(T=-40°C~85°C,VCC=2.7~3.6V,CL=30pF)

Symbol	Parameter	Min.	Тур.	Max.	Unit
fC1	Serial Clock Frequency For: All command except for 03H, 3BH, BBH, 6BH, EBH under SPI Mode and DTR instructions	D.C.		120	MHz
fC2	Serial Clock Frequency For 3BH, BBH, 6BH, EBH	D.C.		108	MHz
fC3	Clock frequency QPI instructions	D.C.		96	MHz
fC4	Clock frequency DTR instructions	D.C.		80	MHz
fR	Serial Clock Frequency For: Read Data(03H)	D.C.		80	MHz
tCLH ⁽¹⁾	Serial Clock High Time	45%PC			ns
tCLL ⁽¹⁾	Serial Clock Low Time	45%PC			ns
tCLCH	Serial Clock Rise Time(Slew Rate)	0.1			V/n
tCHCL	Serial Clock Fall Time(Slew Rate)	0.1			V/ns
tSLCH	CS# Active Setup Time	3			ns
tCHSH	CS# Active Hold Time	3			ns
tSHCH	CS# Not Active Setup Time	3		1	ns
tCHSL	CS# Not Active Hold Time	3			ns
tSHSL	CS# High Time (read/write)	20			ns
tSHQZ	Output Disable Time			9	ns
tCLQX	Output Hold Time	2			ns
tDVCH	Data In Setup Time	2			ns
tCHDX	Data In Hold Time	2			ns
tHLCH	Hold# Low Setup Time(relative to Clock)	5			ns
tHHCH	Hold# High Setup Time(relative to Clock)	5			ns
tCHHL	Hold# High Hold Time(relative to Clock)	5			ns
tCHHH	Hold# Low Hold Time(relative to Clock)	5			ns
tHLQZ	Hold# Low To High-Z Output			8	ns
tHHQX	Hold# High To Low-Z Output			8	ns
tCLQV	Clock Low To Output Valid			7	ns
tWHSL	Write Protect Setup Time Before CS# Low	20			ns
tSHWL	Write Protect Hold Time After CS# High	100			ns
tDP	CS# High To Deep Power-Down Mode			7	us
tRES1	CS# High To Standby Mode Without Electronic Signa- ture Read			7	us
tRES2	CS# High To Standby Mode With Electronic Signature Read			7	us
tRST_R	CS# High To Next Command After Reset (from read)			20	us
tRST_P	CS# High To Next Command After Reset (from pro- gram)			20	us
tRST_E	CS# High To Next Command After Reset (from erase)			20	us
tSUS	CS# High To Next Command After Suspend			20	us
tRS	Latency Between Resume And Next Suspend	100		1	us
tW	Write Status Register Cycle Time		1	20	ms



tPP	Page Programming Time	0.25	0.75	ms
tBP	Byte Programming Time (First Byte)	20	30	us
tSE	Sector Erase Time	40	400	ms
tBE1	Block Erase Time(32K Bytes)	0.15	1	S
tBE ₂	Block Erase Time(64K Bytes)	0.22	1.5	S
tCE	Chip Erase Time	70	300	S


Note:


1. Clock high or Clock low must be more than or equal to 45%PC. PC=1/fC(MAX).


2. Typical values given for TA=25°C. Value guaranteed by design and/or characterization, not 100% tested in production.


















7. ORDERING INFORMATION


The ordering part number is formed by a valid combination of the following





8. PACKAGE INFORMATION


8.1. Package SOP16 300mil



Note:

- 1. Coplanarity: 0.1mm
- 2. Max allowable mold flash is 0.15mm at the package ends. 0.25mm between leads.
- 3. All dimensions follow JEDEC MS-012 standard.





SYMBOL	MILLIMETER			
STIVIBUL	MIN NOM	NOM	MAX	
А	0.70	0.75	0.80	
A1	0.00	0.02	0.05	
b	0.35	0.40	0.45	
b1	0.25 REF			
С	0.18	0.20	0.25	
D	5.90	6.00	6.10	
Nd	3.81 BSC			
е	1.27 BSC			
E	7.90	8.00	8.10	
D2	4.50	4.60	4.70	
E2	4.60	4.70	4.80	
L	0.45	0.50	0.55	
h	0.30	0.35	0.40	



9. REVISION HISTORY

Revision	Description	Date
1.0	Initial version	Nov-26-2020
1.1	Changed 92H/94H description and diagram to 4/6 dummy clocks	Dec-9-2020