

**Dual N-Channel 20V(D-S) Enhancement Mode Mosfet**

**GENERAL DESCRIPTION**

The ME6980ED Dual N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

**FEATURES**

- $R_{DS(ON)} \leq 14.5m\Omega @ V_{GS}=4.5V$
- $R_{DS(ON)} \leq 15m\Omega @ V_{GS}=4.0V$
- $R_{DS(ON)} \leq 17m\Omega @ V_{GS}=3.1V$
- $R_{DS(ON)} \leq 20m\Omega @ V_{GS}=2.5V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability



**APPLICATIONS**

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- Load Switch
- DSC

**PIN CONFIGURATION**

(TSSOP-8)

Top View



\*Typical value by design

Ordering Information: ME6980ED (Pb-free)

ME6980ED-G (Green product-Halogen free)

**Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)**

Parameter	Symbol	Maximum	Unit
Drain-Source Voltage	$V_{DSS}$	20	V
Gate-Source Voltage	$V_{GSS}$	$\pm 12$	V
Continuous Drain Current (tJ=150°C)	$I_D$	TA=25°C	7.3
		TA=70°C	5.9
Pulsed Drain Current	$I_{DM}$	29	A
Maximum Power Dissipation	$P_D$	TA=25°C	1.3
		TA=70°C	0.8
Operating Junction Temperature	$T_J$	-55 to 150	°C
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	100	°C/W

\* The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper

**Dual N-Channel 20V(D-S) Enhancement Mode Mosfet**
**Electrical Characteristics (TA=25°C Unless Otherwise Specified)**







Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA	20			V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	0.6		1.2	V
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±12V			±10	uA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =20V, V <sub>GS</sub> =0V			1	μA
R <sub>DS(ON)</sub>	Drain-Source On-State Resistance <sup>a</sup>	V <sub>GS</sub> =4.5V, I <sub>D</sub> =5A		12	14.5	mΩ
		V <sub>GS</sub> =4V, I <sub>D</sub> = 5A		12.5	15	
		V <sub>GS</sub> =3.1V, I <sub>D</sub> = 5A		13.5	17	
		V <sub>GS</sub> =2.5V, I <sub>D</sub> = 5A		16	20	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =10A, V <sub>GS</sub> =0V		0.9	1.2	V
<b>DYNAMIC</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =16V, V <sub>GS</sub> =10V, I <sub>D</sub> =10A		36		nC
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =16V, V <sub>GS</sub> =4.5V, I <sub>D</sub> =10A		19		
Q <sub>gs</sub>	Gate-Source Charge			3.2		
Q <sub>gd</sub>	Gate-Drain Charge			7.4		
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V, f=1MHz		365		pF
C <sub>oss</sub>	Output Capacitance			123		
C <sub>rss</sub>	Reverse Transfer Capacitance			37		
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =10V, R <sub>L</sub> =2Ω I <sub>D</sub> =5A, V <sub>GEN</sub> =4V R <sub>G</sub> =10Ω		0.8		μs
t <sub>r</sub>	Turn-On Rise Time			1.1		
t <sub>d(off)</sub>	Turn-Off Delay Time			4.6		
t <sub>f</sub>	Turn-Off Fall Time			2.3		

Notes: a. pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

Matsuki reserves the right to improve product design, functions and reliability without notice.

Dual N-Channel 20V(D-S) Enhancement Mode Mosfet

Typical Characteristics (T<sub>J</sub> = 25°C Noted)



Dual N-Channel 20V(D-S) Enhancement Mode Mosfet

Typical Characteristics (T<sub>J</sub> = 25°C Noted)

