life.augmented


STF16N60M2

N-channel 600 V, 0.28 Ω typ., 12 A MDmesh[™] M2 Power MOSFET in a TO-220FP package

Datasheet - production data

TO-220FP

Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ID
STF16N60M2	600 V	0.32 Ω	12 A

- Extremely low gate charge
- Excellent output capacitance (C_{OSS}) profile
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This device is an N-channel Power MOSFET developed using MDmesh[™] M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

Table 1: Device summary

Order code	Marking	Package	Packing
STF16N60M2	16N60M2	TO-220FP	Tube

DocID027170 Rev 1

This is information on a product in full production.

Contents

Contents

1	Electric	cal ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e mechanical data	9
	4.1	TO-220FP package information	10
5	Revisio	on history	12



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	± 25	V
I _D ⁽¹⁾	Drain current (continuous) at $T_C = 25 \ ^\circ C$	12	А
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	7.6	А
I _{DM} ⁽²⁾	Drain current (pulsed)	48	А
P _{TOT}	Total dissipation at $T_c = 25 \ ^{\circ}C$	25	W
dv/dt ⁽³⁾	Peak diode recovery voltage slope	15	V/ns
dv/dt ⁽⁴⁾	MOSFET dv/dt ruggedness	50	V/ns
V _{ISO}	V_{ISO} Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s, T _c = 25 °C)		V
T _{stg}	Storage temperature	- 55 to 150	
Tj	Max. operating junction temperature	150	°C

Notes:

 $^{\left(1\right) }$ Limited only by maximum temperature allowed.

⁽²⁾ Pulse width limited by safe operating area.

 $^{(3)}$ I_{SD} \leq 12 A, di/dt \leq 400 A/µs; V_{DS peak} < V_{(BR)DSS}, V_{DD} = 80% V_{(BR)DSS}.

⁽⁴⁾ $V_{DS} \le 480 \text{ V}.$

Table 3: Thermal data

Symbol Parameter		Value	Unit
R _{thj-case} Thermal resistance junction-case max.		5	°C/W
R _{thj-amb}	62.5	°C/W	

Table 4: Avalanche characteristics

Symbol	Symbol Parameter			
I _{AR}	Avalanche current, repetetive or not repetetive (pulse width limited by T_{jmax})	2.9	А	
E _{AS}	$E_{AS} \qquad \begin{array}{l} \text{Single pulse avalanche energy (starting } T_j = 25 \ ^\circ\text{C}, \\ I_D = I_{AR}, \ V_{DD} = 50 \ \text{V}) \end{array}$		mJ	



2 Electrical characteristics

 $(T_c = 25 \text{ °C unless otherwise specified}).$

	Table 5: Static						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 V, I_D = 1 mA$	600			V	
	Zara gata valtaga drain	V_{GS} = 0 V, V_{DS} = 600 V			1	μA	
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}, T_{C} = 125 \text{ °C}$			100	μA	
I _{GSS}	Gate-body leakage current	V_{DS} = 0 V, V_{GS} = ±25 V			±10	μA	
V _{GS(th)}	Gate threshold voltage	V_{DS} = V_{GS} , I_D = 250 μ A	2	3	4	V	
R _{DS(on)}	Static drain-source on- resistance	V_{GS} = 10 V, I _D = 6 A		0.28	0.32	Ω	

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	700	-	pF
C _{oss}	Output capacitance	V _{DS} = 100 V, f = 1 MHz,	-	38	-	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	-	1.2	-	pF
C _{oss eq.} ⁽¹⁾	Equivalent output capacitance	V_{DS} = 0 V to 480 V, V_{GS} = 0 V	-	140	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain	-	5.3	-	Ω
Qg	Total gate charge	V _{DD} = 480 V, I _D = 12 A,	-	19	-	nC
Q _{gs}	Gate-source charge	$V_{GS} = 10 V$ (see <i>Figure 15:</i>	-	3.3	-	nC
Q _{gd}	Gate-drain charge	"Gate charge test circuit")	-	9.5	-	nC

Table 6: Dynamic

Notes:

 $^{(1)}$ $C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 300 \text{ V}, \text{ I}_{D} = 6 \text{ A}$	I	10.5	-	ns
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 14: "Switching times	-	9.5	-	ns
t _{d(off)}	Turn-off-delay time	test circuit for resistive load"	-	58	-	ns
t _f	Fall time	and Figure 19: "Switching time waveform")	-	18.5	-	ns



STF16N60M2

Electrical characteristics


	Table 8: Source-drain diode						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
I _{SD}	Source-drain current		-		12	А	
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		48	А	
V _{SD} ⁽²⁾	Forward on voltage	V_{GS} = 0 V, I_{SD} = 12 A	-		1.6	V	
t _{rr}	Reverse recovery time	I _{SD} = 12 A, di/dt = 100 A/μs,	-	316		ns	
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 16: "Test circuit for inductive load	-	3.25		μC	
I _{RRM}	Reverse recovery current	switching and diode recovery times")	-	20.5		A	
t _{rr}	Reverse recovery time	I _{SD} = 12 A, di/dt = 100 A/µs,	-	454		ns	
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$ (see Figure 16: "Test circuit for	-	4.8		μC	
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	21		A	


Notes:

⁽¹⁾ Pulse width is limited by safe operating area.

⁽²⁾ Pulse test: pulse duration = $300 \ \mu$ s, duty cycle 1.5%.









DocID027170 Rev 1




57

Electrical characteristics










DocID027170 Rev 1

Vdd

3 **Test circuits**








4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



4.1 TO-220FP package information





DocID027170 Rev 1

STF16N60M2

Package mechanical data

M2	Package mechanical da				
	Table 9: TO-220F	P mechanical data			
Dim		mm			
Dim.	Min.	Тур.	Max.		
А	4.4		4.6		
В	2.5		2.7		
D	2.5		2.75		
E	0.45		0.7		
F	0.75		1		
F1	1.15		1.70		
F2	1.15		1.70		
G	4.95		5.2		
G1	2.4		2.7		
Н	10		10.4		
L2		16			
L3	28.6		30.6		
L4	9.8		10.6		
L5	2.9		3.6		
L6	15.9		16.4		
L7	9		9.3		
Dia	3		3.2		



5 Revision history

Table 10: Document revision history

Date	Revision	Changes
24-Mar-2015	1	Initial release.



STF16N60M2

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

