STF12NK65Z



N-channel 650 V, 0.6 Ω typ., 10 A SuperMESH™ Power MOSFET in a TO-220FP package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	lσ	Ртот
STF12NK65Z	650 V	0.7 Ω	10 A	35 W

- Extremely high dv/dt capability
- 100% avalanche tested
- Gate charge minimized
- Zener-protected

Applications

Switching applications

Description

This high voltage device is a Zener-protected N-channel Power MOSFET developed using the SuperMESH™ technology by STMicroelectronics, an optimization of the well-established PowerMESH™. In addition to a significant reduction in on-resistance, this device is designed to ensure a high level of dv/dt capability for the most demanding applications.

Table 1: Device summary

Order code	Marking	Package	Packaging	
STF12NK65Z	12NK65Z	TO-220FP	Tube	

Contents STF12NK65Z

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-220FP package information	10
5	Revisio	n history	12

STF12NK65Z Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter		Unit
V _{DS}	Drain-source voltage	650	V
V_{GS}	Gate-source voltage	±30	V
ΙD	Drain current (continuous) at T _C = 25 °C	10	Α
ΙD	Drain current (continuous) at T _C = 100 °C	6.3	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)		Α
Ртот	Total dissipation at T _C = 25 °C	35	W
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink ($t = 1 \text{ s}$, $T_c = 25 \text{ °C}$)		V
dv/dt ⁽²⁾	Peak diode recovery voltage slope		V/ns
T _{stg}	Storage temperature range -55 to 15		°C
Tj	Operation junction temperature range		C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	3.6	°C/W
R _{thj-amb}	i-amb Thermal resistance junction-ambient		°C/W

Table 4: Avalanche characteristics

Symbol	Parameter		Unit
I _{AR}	Avalanche current, repetitive or non-repetitive (pulse width limited by T _{JMAX}) Eas Single pulse avalanche energy (starting T _J = 25 °C, I _D = I _{AR} , V _{DD} = 50 V)		А
Eas			mJ

⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}I_{SD} \leq 10~A,~di/dt \leq 200~A/\mu s,~V_{DD} \leq V_{(BR)DSS},~T_{j} \leq T_{JMAX}$

Electrical characteristics STF12NK65Z

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 5: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	650			V
	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V}$			1	μΑ
IDSS		$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$			50	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 100 \mu A$	3	3.75	4.5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 10 A		0.6	0.7	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		ı	1837	ı	pF
Coss	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 25 \text{ V},$	-	208	-	pF
Crss	Reverse transfer capacitance	f = 1 MHz	-	48.8	-	pF
Coss eq ⁽¹⁾	Equivalent output capacitance	V _{GS} = 0 V, V _{DS} = 0 to 520 V	-	122	-	pF
Qg	Total gate charge	$V_{DD} = 520 \text{ V}, I_D = 10 \text{ A},$	ı	62.6	1	nC
Q _{gs}	Gate-source charge	V _{GS} = 0 to 10 V (see Figure 15: "Test circuit for gate charge behavior")	-	9.6	-	nC
Q_{gd}	Gate-drain charge		-	36	1	nC
Rg	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A	-	1	-	Ω

Notes:

 $^{^{(1)}}$ Defined by design, not subject to production test.

 $^{^{(1)}}C_{oss\;eq}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80%

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 325 \text{ V}, I_D = 5 \text{ A},$	ı	25	1	ns
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	14	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 14: "Test circuit for resistive load switching times"	-	55	-	ns
t _f	Fall time	and Figure 19: "Switching time waveform")	-	11.5	-	ns

Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		10	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		1		40	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 10 A, V _{GS} = 0 V	-		1.6	V
t _{rr}	Reverse recovery time	$I_{SD} = 10 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	436		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}$	-	3.4		μC
I _{RRM}	Reverse recovery current	(see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	15.4		А
t _{rr}	Reverse recovery time	$I_{SD} = 10 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	518		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}$, $T_{J} = 150 \text{ °C}$	-	4.1		μC
IRRM	Reverse recovery current	(see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	15.9		А

Notes:

Table 9: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)GSO} \\$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_{D} = 0 \text{ A}$	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

⁽¹⁾Pulsed: pulse duration=300 μs, duty cycle 1.5%.

⁽²⁾Pulse width limited by safe operating area.

2.1 Electrical characteristics (curves)






Figure 4: Output characteristics

HV42070


V_{GS} = 10 V


7 V


6 V

5 V

0 5 10 15 20 25 V_{DS} (V)







STF12NK65Z Electrical characteristics

Figure 9: Static drain-source on-resistance

Resign HV42100

0.64

0.62

0.60


0.58


0.54


0.54

0 2 4 6 8 10 12 I_D(A)

Figure 10: Normalized gate threshold voltage vs. temperature V_{GS}(th) 1.1 1.0 0.9 $I_D = 100 \, \mu A$ 0.8 0.7 0.6 0.5 0 25 50 75 100 125 150 T_J (°C)








Test circuits STF12NK65Z

3 Test circuits









Figure 16: Test circuit for inductive load switching and diode recovery times







4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-220FP package information

Figure 20: TO-220FP package outline




Table 10: TO-220FP package mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
A	4.4		4.6
В	2.5		2.7
D	2.5		2.75
Е	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
Н	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Dia	3		3.2

Revision history STF12NK65Z

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
01-Oct-2010	1	Initial release.
10-Nov-2016	2	Modified title, features and description in cover page Modified Table 2: "Absolute maximum ratings", Table 3: "Thermal data", Table 5: "On /off states", Table 6: "Dynamic", Table 8: "Source drain diode", Table 9: "Gate-source Zener diode" Modified Figure 2: "Safe operating area" Updated Section 4.1: "TO-220FP package information" Minor text changes
05-Apr-2017	3	Datasheet status promoted from preliminary to production data. Updated Section 2.1: "Electrical characteristics (curves)". Minor text changes

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

