## GENERAL DESCRIPTI ON

The XRP2997 is a Double Data Rate (DDR) termination voltage regulator supporting all power requirements of DDR I, II, III and IV memories and is capable of sinking or sourcing 2A continuously.

Tightly regulating its output voltage within $\pm 20 \mathrm{mV}$, the XRP2997 converts input voltages as low as 1.1 V while the output voltage is adjustable through an external resistor divider or by forcing the $\mathrm{V}_{\text {ref }}$ pin voltage. It maintains a fast line and load transient response and only requires an output capacitance of $22 \mu \mathrm{~F}$ to operate. An enable function via an external MOSFET and a soft start feature allow for a controlled implementation of power-up sequencing.
Built-in source/sink overcurrent, overtemperature and under-voltage lockout protections insure safe operation under abnormal operating conditions.

The XRP2997 meets JEDEC SSTL-2, SSTL-18, HSTL, SCSI-1 and SCSI-3 specifications for DDR SDRAM memories.

The XRP2997 is offered in a RoHS compliant, "green"/halogen free 8-pin Exposed Pad SOIC package.

## APPLI CATIONS

- DDR I/II/III/IV Memory Termination
- Active Termination Buses
- Audio-Video Equipments
- Video-Graphics Cards


## FEATURES

- DDR1, DDR2, DDR3 and DDR4 Support
- $0.75 \mathrm{~V}_{\pi}$ Generation
- $\pm 20 \mathrm{mV}$ Output Voltage Offset
- 2 Amps Continuous Current Sourcing \& Sinking
- 1.1V to 5.5V Wide Input Voltage Range
- Adjustable Output Voltage
- Suspend to RAM(STR), Enable \& Soft Start Functions
- Stable with $22 \mu$ F Ceramic Capacitor
- UVLO, Over Temperature and Over Current Protections
- Minimal External Components
- Pin/ Function Compatible with SP2996B
- RoHS Compliant "Green"/ Halogen Free 8-Pin SOI C Package


## TYPI CAL APPLI CATI ON DI AGRAM



Fig. 1: XRP2997 DDRIII Vா Application Diagram

## ABSOLUTE MAXI MUM RATI NGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.
$V_{\text {in }}, V_{\text {ref }}, V_{\text {CNTL }}$ -0.3 V to 6.0 V Junction Temperature Range.................. $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Storage Temperature........................... $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec ) $\qquad$

## OPERATI NG RATI NGS

Operating Temperature Range................ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Thermal Resistance $\theta_{\text {JA }} \ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~ 60^{\circ} \mathrm{C} / \mathrm{W}$
Thermal Resistance $\theta_{\mathrm{Jc}}$....................................... $16^{\circ} \mathrm{C} / \mathrm{W}$

## ELECTRI CAL SPECI FI CATI ONS

Specifications are for an Operating Ambient Temperature of $T_{A}=25^{\circ} \mathrm{C}$ only; limits applying over the full Operating Junction Temperature range are denoted by a " $\bullet$ ". Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, and are provided for reference purposes only. Unless otherwise indicated, $\mathrm{V}_{\text {IN }}=1.8 \mathrm{~V} / 1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CNTL}}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0.5 \mathrm{XV} \mathrm{V}_{\text {IN }}, \mathrm{C}_{\text {OUT }}=22 \mu \mathrm{~F}$ (ceramic), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Parameter | Min. | Typ. | Max. | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vin, Input Voltage Range | 1.1 | 1.8/1.5 | 5.5 | V | Keep $V_{\text {CNTL }} \geq V_{\text {IN }}$ during power on and power off sequences (note 4) |
| $\mathrm{V}_{\text {CNTL }}$ I Input Voltage Range | 2.375 | 3.3 | 5.5 | V | Keep $V_{\text {CNTL }} \geq V_{\text {IN }}$ during power on and power off sequences (note 4) |
| Vout, Output Voltage | $\mathrm{V}_{\text {REF }}$ |  |  | V | $\mathrm{I}_{\text {Out }}=0 \mathrm{~mA}$ |
| Vos, Output Voltage Offset | -20 |  | +20 | mV | I out $=0 \mathrm{~mA}$ ( note 1) |
| $\Delta \mathrm{V}_{\text {Lor, }}$ Load Regulation | -20 |  | +20 | mV | $\mathrm{l}_{\text {out }}=0.1 \mathrm{~mA}$ to +2 A |
|  | -20 |  | +20 | mV | I out $=0.1 \mathrm{~mA}$ to -2 A |
| IQ, Quiescent Current |  | 2 | 90 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {REF }}<0.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=$ OFF |
| $\mathrm{I}_{\text {CNTL }}$, Operating Current of $\mathrm{V}_{\text {CNTL }}$ |  | 1 | 2.5 | mA | $\mathrm{Iout}=0 \mathrm{~mA}$ |
| Iref, Bias Current of Vref | 0 |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {REF }}=1.25 \mathrm{~V}$ |
| IIL, Current Limit | 2.4 | 3 |  | A | Source: Vout $=0.33 \times \mathrm{V}_{\text {REF }}$ <br> Sink: $V_{\text {Out }}=0.95 x \mathrm{~V}_{\text {IN }}$ (note 3 ) |
| Rdschg, Output Discharge Resistance |  | 18 | 25 | $\Omega$ | $\mathrm{V}_{\text {ReF }}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUt }}=0.3 \mathrm{~V}$ |
| Thermal Protection |  |  |  |  |  |
| TsD, Thermal Shutdown Temperature |  | 160 |  | ${ }^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CNTL}} \leq 5 \mathrm{~V}$, guaranteed by design (note 4) |
| Thermal Shutdown Hysteresis |  | 30 |  | ${ }^{\circ} \mathrm{C}$ | Guaranteed by design |
| Shutdown Specifications |  |  |  |  |  |
| Vtrigger, Shutdown Threshold | 0.6 |  |  | V | Output ON $V_{\text {REF }}=0 \mathrm{~V} \rightarrow 1.25 \mathrm{~V}$ |
|  |  |  | 0.2 |  | Output OFF $\mathrm{V}_{\text {REF }}=1.25 \mathrm{~V} \rightarrow 0 \mathrm{~V}$ |

Note 1: $V_{\text {OS }}$ offset is the voltage measurement defined as $V_{\text {Out }}$ subtracted from $\mathrm{V}_{\text {REF }}$.
Note 2: Load regulation is measured at constant junction temperature, using pulse testing with a short ON time.
Note 3: Current limit is measured by applying a short duration current pulse.
Note 4: In order to safely operate yo2ur system, $\mathrm{V}_{\text {CNTL }}$ must be $>\mathrm{V}_{\text {IN }}$.

## BLOCK DI AGRAM



Fig. 2: XRP2997 Block Diagram

## PI N ASSI GNMENT



Fig. 3: XRP2997 Pin Assignment

## PIN DESCRIPTION

| Name | Pin Number | Description |
| :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | 1 | Power Input Voltage |
| GND | 2 | Ground Signal |
|  | Exposed Pad |  |
| $V_{\text {ReF }}$ | 3 | Reference Input Voltage. <br> This input can also be used as an enable signal; pulling this pin low shuts down the XRP2997. Refer to typical application circuit. |
| $V_{\text {OUT }}$ | 4 | Output Voltage |
| NC | 5, 7, 8 | NC |
| $\mathrm{V}_{\text {CNTL }}$ | 6 | Voltage for the driver circuit and all analog blocks |

## ORDERING INFORMATION ${ }^{(1)}$

| Part Number | Operating Temperature Range | Lead-Free | Package | Packing Method |
| :---: | :---: | :---: | :---: | :---: |
| XRP2997IDBTR-F | $-40^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}$ | Yes ${ }^{(2)}$ | Exposed pad HSOIC-8 <br> Option 1 | Tape \& Reel |

NOTE:

1. Refer to www.exar.com/XRP2997 for most up-to-date Ordering Information
2. Visit www.exar.com for additional information on Environmental Rating.

## TYPI CAL PERFORMANCE CHARACTERISTI CS

All data taken at $\mathrm{V}_{\text {IN }}=1.8 \mathrm{~V} / 1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CNTL}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=0.5 \times \mathrm{V}_{\text {IN }}, \mathrm{C}_{\text {OUT }}=22 \mu \mathrm{~F}$ (ceramic), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified - Schematic and BOM from Application Information section of this datasheet.


Fig. 4: Turn on and turn off vs. Temperature


Fig. 6: Current limit (sourcing) vs. Temperature


Fig. 5: Output Voltage vs. Temperature


Fig. 7: Current limit (sinking) vs. Temperature


Fig. 8: $\mathrm{V}_{\mathrm{IN}}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0.75 \mathrm{~V}$ source response


Fig. 10: $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=1.25 \mathrm{~V}$ source response


Fig. 9: $\mathrm{V}_{\mathrm{IN}}=1.8 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0.9 \mathrm{~V}$ sink response


Fig. 9: $\mathrm{V}_{\mathrm{IN}}=1.8 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0.9 \mathrm{~V}$ source response


Fig. 11: $\mathrm{V}_{\mathrm{IN}}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0.75 \mathrm{~V}$ sink response


Fig. 10: $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=1.25 \mathrm{~V}$ sink response


Fig. 14: $\mathrm{V}_{\mathrm{IN}}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0.75 \mathrm{~V}$ source short circuit


Fig. 11: $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=1.25 \mathrm{~V}$ source short circuit


Fig. 13: $\mathrm{V}_{\mathrm{IN}}=1.8 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0.9 \mathrm{~V}$ sink short circuit


Fig. 15: $\mathrm{V}_{\mathrm{IN}}=1.8 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0.9 \mathrm{~V}$ source short circuit


Fig. 12: $\mathrm{V}_{\mathrm{IN}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=0.75 \mathrm{~V}$ sink short circuit


Fig. 14: $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=1.25 \mathrm{~V}$ sink short circuit

XRP2997
2A DDRI/II/III/IV Bus Termination Regulator

## APPLI CATION I NFORMATI ON

## I NPUT CAPACI TOR CI N

Select the input capacitor CIN for voltage rating, RMS current rating and capacitance. The voltage rating should be at least $50 \%$ higher than the regulator's maximum input voltage. The value of this capacitor, its charge, should be selected in order to be able to supply enough current to the XRP2997 in the event of a transient increase of source current required. A minimum value of $10 \mu \mathrm{~F}$ is advised while a
recommended value of $47 \mu \mathrm{~F}$ is recommended for optimum transient response performance.

## LAYOUT CONSI DERATI ONS

The XRP2997 is offered in the 8-pin exposedpad SOIC package in order to facilitate power dissipation (heat dissipation). Power dissipation can be maximized by soldering the exposed pad to a large land area on top layer of PCB and by using vias to connect the exposed pad to an interlayer(s) or bottom layer. All capacitors should be placed as close as possible to the respective pins.

XRP2997
2A DDRI/LI/LLI/IV Bus Termination Regulator

## PACKAGE SPECI FICATI ON

## 8-Pin HSOIC (Exposed Pad) Option 1


TOP VIEW
BOTTOM VIEW


| 8 Pin HSOICN JEDEC MS-012 |  |  |  |
| :---: | :---: | :---: | :---: |
| Variation BA |  |  |  |

TERMINAL DETAILS

LAND PATTERN RECOMMENDED

NOTE : ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREE

## REVISI ON HI STORY

| Revision | Date | Description |
| :---: | :---: | :--- |
| 1.0 .0 | $07 / 22 / 2011$ | Initial release of datasheet |
| 1.1 .0 | $01 / 09 / 2012$ | Corrected part number in ordering information |
| 1.1 .1 | $03 / 29 / 2012$ | Corrected turn on threshold from 0.8V to 0.6V. Typographical error. |
| 1.2 .0 | $10 / 29 / 2012$ | Reformat of datasheet <br> Updated typical application schematics (figure 1) <br> Addition of CIN selection under Application Information section |
| 1.2 .1 | $8 / 17 / 2017$ | Added DDR IV. Updated to MaxLinear logo. Updated format, ordering information and <br> package drawing. |

## FOR FURTHER ASSI STANCE

Email:

## mailto:customersupport@exar.com mailto:powertechsupport@exar.com

## Corporate Headquarters:

## 5966 La Place Court

## Suite 100

Carlsbad, CA 92008
Tel.: +1 (760) 6920711
Fax: +1 (760)444-8598
www.maxlinear.com

## High Performance Analog:

48720 Kato Road
Fremont, CA 94538 - USA
Tel.: +1 (510) 668-7000
Fax: +1 (510) 668-7030
www.exar.com

[^0]
[^0]:    The content of this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by MaxLinear, Inc.. MaxLinear, Inc. assumes no responsibility or liability for any errors or inaccuracies that may appear in the informational content contained in this guide. Complying with all applicable copyright laws is the responsibility of the user. Without limiting the rights under copyright, no part of this document may be reproduced into, stored in, or introduced into a retrieval system, or transmitted in any form or by any means (electronic, mechanical, photocopying, recording, or otherwise), or for any purpose, without the express written permission of MaxLinear, Inc.
    Maxlinear, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless MaxLinear, Inc. receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of MaxLinear, Inc. is adequately protected under the circumstances. MaxLinear, Inc. may have patents, patent applications, trademarks, copyrights, or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from MaxLinear, Inc., the furnishing of this document does not give you any license to these patents, trademarks, copyrights, or other intellectual property.
    Company and product names may be registered trademarks or trademarks of the respective owners with which they are associated.
    © 2012-2017 MaxLinear, Inc. All rights reserved

