REASUNOS RS40N120T

N Channel MOSFET

P6

Lead Free Package and Finish

Applications:


- •PWM applications
- ·Load switch
- Power management

lo	Rds(ON)(Max.)	VDSS
120A	3.3mΩ	40V

Features:

- •VDS=40V; ID=120A RDS(ON)<4.5m Ω @ VGS=4.5V RDS(ON) < 3.3m Ω @ VGS =10V
- •Ultra Low On-Resistance
- •High UIS and UIS 100% Test
- •RoHS Compliant





Ordering Information

Part Number	Package	Marking
RS40N120T	TO-220	RS40N120T

Not to Scale

Absolute Maximun Ratings Tc=25℃ unless otherwise specified

Symbol	Parameter	RS40N120T	Units
VDSS	Drain-to-Source Voltage	40	V
ID	Continuous Drain Current (Tc=25℃)	120	
טוט	Continuous Drain Current Tc=100°C	77	А
IDМ	Pulsed Drain Current (Note*1)	440	
PD	Power Dissipation (Tc=25°C)	187	W
VGS	Gate-to-Source Voltage	±20	V
EAS	Single Pulse Avalanche Engergy	625	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds	300 260	$^{\circ}$
	Package Body for 10 seconds		_
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 175	

^{*}Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RS40N120T	Units	Test Conditions
RθJC	Junction-to-Case	0.8	°C/W	Drain lead soldered to water cooled heatsink,PD adjusted for a peak junction temperature of +175℃.

Copyright Reasunos http://www.reasunos.com REV:A5 Apr.2019 Page 1 of 9

RS40N120T

REASUNOS

OFF Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage	40	-		V	VGS=0V,ID=250µA
IDSS	Drain-to-Source Leakage Current			1	μΑ	VDS=40V,VGS=0V
IGSS	Gate-to-Source Forward Leakage			100	nΛ	VGS=+20V VDS=0V
1000	Gate-to-Source Reverse Leakage			-100	nA	VGS=-20V VDS=0V

ON Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
DDS(on)	RDS(on) Static Drain-to-Source On-Resistance		2.8	3.3	mΩ	VGS=10V,ID=4.5A
KD3(0II)			3.5	4.3	mΩ	VGS=4.5V,ID=4.5A
VGS(TH)	Gate Threshold Voltage	0.8	1.4	2.0	V	VGS=VDS,ID=250μA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		20			VDS=30V
trise	Rise Time		25		nS	VGS=10V
td(OFF)	Turn-OFF Delay Time		34		113	RL=2.5Ω RG=3.0Ω
tfall	Fall Time		14			RG=3.0Ω

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		5952			VGS=0V
Coss	Output Capacitance		568		pF	VDS=25V f=1.0MHz
Crss	Reverse Transfer Capacitance		382			
Qg	Total Gate Charge		77			VDS=30V
Qgs	Gate-to-Source Charge		28		nC	ID=15A
Qgd	Gate-to-Drain("Miller") Charge		31			VGS=10V

Copyright Reasunos http://www.reasunos.com REV:A5 Apr.2019 Page 2 of 9

REASUNOS


Source-Drain Diode Characteristics


Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
ISD	Source-Drain Current(Body Diode)		120		Α	
ISDM	Pulsed Source-Drain Current(Body Diode)		440		Α	
VsD	Diode Forward Voltage (Note*1)		0.8	0.99	V	IS=1A,VGS=0V
trr	Reverse Recovery Time (Note*1)		28		nS	VGS=0V
Qrr	Reverse Recovery Charge (Note*1)		22		nC	IF=15A,di/dt=100A/μs

Notes:

*1.Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 1.5%, Starting TJ=25 $^{\circ}$ C

Typical Feature curve





Copyright Reasunos http://www.reasunos.com REV:A5 Apr.2019 Page 3 of 9

Ip-Drain Current(A)

Figure 3. BVDSS vs Junction Temperature




Figure 4. ID vs Junction Temperature




Figure 5. VGS(th) vs Junction Temperature





Figure 6. Rdson Vs Junction Temperature



Copyright Reasunos http://www.reasunos.com REV:A5 Apr.2019 Page 4 of 9

Figure7. Gate Charge




Figure8. Capacitance vs Vds




Figure9. Source- Drain Diode Forward




Figure 10. Safe Operation Area





Figure 11. Normalized Maximum Transient Thermal Impedance

D-Drain Current(A)



Copyright Reasunos http://www.reasunos.com REV:A5 May.2019 Page 5 of 9

REASUNOS RS40N120T

Test Circuits and Waveforms




Figure A.
Gate Charge Test Circuit

Figure B.
Gate Charge Waveform




Figure C.
Resistive Switching Test Circuit




Figure D.
Resistive Switching Waveforms

Copyright Reasunos http://www.reasunos.com

REV:A5 Apr.2019

REASUNOS RS40N120T

Test Circuits and Waveforms




Figure E.Diode Reverse Recovery Test Circuit




Figure F.Diode Reverse Recovery Waveform





Figure G.Unclamped Inductive Switching Test Circuit




$$EAS = \frac{IAS^2L}{2}$$

Figure H.Unclamped Inductive Switching Waveforms

Copyright Reasunos

REASUNOS

Package outline drawing



TO-220

0	Dimensions I	n Millimeters	Dimension	s In Inches
Symbol	Min.	Max.	Min.	Max.
Α	4.400	4.600	0.173	0.181
A1	2.250	2.550	0.089	0.100
b	0.710	0.910	0.028	0.036
b1	1.170	1.370	0.046	0.054
С	0.330	0.650	0.013	0.026
c1	1.200	1.400	0.047	0.055
D	9.910	10.250	0.390	0.404
E	8.9500	9.750	0.352	0.384
E1	12.650	12.950	0.498	0.510
е	2.540	TYP.	0.100	TYP.
e1	4.980	5.180	0.196	0.204
F	2.650	2.950	0.104	0.116
Н	7.900	8.100	0.311	0.319
h	0.000	0.300	0.000	0.012
L	12.900	13.400	0.508	0.528
L1	2.850	3.250	0.112	0.128
٧	7.500	REF.	0.295	REF.
Φ	3.400	3.800	0.134	0.150

Copyright Reasunos http://www.reasunos.com REV:A5 Apr.2019 Page 8 of 9

REASUNOS

Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

- 1.Life support devices or systems are devices or systems which:
 - a.are intended for surgical implant into the human body,
 - b.support or sustain life,
 - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Copyright Reasunos http://www.reasunos.com REV:A5 Apr.2019 Page 9 of 9