RS9N65D

N Channel MOSFET		🗭 Lead Free Packa	age and Finish
Applications:		V	5
•Adapter & Charger	lD	Rds(ON)(Typ.)	Vdss
•SMPS Standby Power	9A	0.85Ω	650V
•AC-DC Switching Power Supply •LED driving power			2.Drain
Features: •Fast switching •100% avalanche tested •Improved dv/dt capability •RoHS Compliant		1.Gate o	
Ordering Information	Not to S	cale	3.Source
Part Number Package Marking			

Absolute Maximun Ratings Tc=25°C unless otherwise specified

RS9N65D

Symbol	Parameter	RS9N65D	Units
VDSS	Drain-to-Source Voltage (Note*1)	650	V
ID	Continuous Drain Current	9	
ldм	Pulsed Drain Current (Note*2)	36	A
PD	Power Dissipation	70	W
VGS	Gate-to-Source Voltage	±30	V
EAS	Single Pulse Avalanche Engergy L=10mH VDD=50V RG=25Ω TJ=25℃	211.3	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds	300 260	ĉ
	Package Body for 10 seconds		C
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150	

*Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

Thermal Resistance

RS9N65D

TO-252

Symbol	Parameter	RS9N65D	Units	Test Conditions
Rejc	Junction-to-Case	1.78	°C/W	Drain lead soldered to water cooled heatsink,PD adjusted for a peak junction temperature of +150℃.
RθJA	Junction-to-Ambient	60		1 cubic foot chamber,free air.

OFF Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter		Тур.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage		-	-	V	Vgs=0V,Id=250µA
Idss	Drain-to-Source Leakage Current			1.0	μA	V_{DS} =650V, V_{GS} =0V
	Gate-to-Source Forward Leakage			100	n۸	VGS=+30V VDS=0V
lgss	Gate-to-Source Reverse Leakage			-100	nA	VGS=-30V VDS=0V

ON Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter		Тур.	Max.	Units	Test Conditions
	Static Drain-to-Source On-Resistance (Note*3)		0.85	0.95	Ω	V _{GS} =10V,I _D =4.5A
Vgs(TH)	Gate Threshold Voltage	3.0		4.0	V	Vgs=Vds,Id=250µA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		42			V _{DS} =325V
trise	Rise Time		11		nS	I _D =9A
td(OFF)	Turn-OFF Delay Time		150		113	R_G =25 Ω
tfall	Fall Time		41			(Note:3,4)

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter		Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		1318			Vgs=0V
Coss	Output Capacitance		116		pF	VDS=25V
Crss	Reverse Transfer Capacitance		10.5			f=1.0MHz
Qg	Total Gate Charge		36			V _{DS} =520V
Qgs	Gate-to-Source Charge		6		nC	I _D =9A
Qgd	Gate-to-Drain("Miller") Charge		17			V _{GS} =10V (Note:3,4)

Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
ls	Continuous Source Current			9	Α	Integral pn-diode
Ism	Maximum Pulsed Current			36	Α	in MOSFET
Vsd	Diode Forward Voltage			1.4	V	IS=9A,VGS=0V
trr	Reverse Recovery Time		607		nS	VGS=0V
Qrr	Reverse Recovery Charge		2.8		μC	IS=9A,di/dt=100A/µs


Notes:

*1.TJ=±25℃ to +150℃.

*2.Repetitive rating; pulse width limited by maximum junction temperature.

*3.Pulse width \leq 300 µs; duty cycle \leq 1%.

Typical Feature curve








Figure 2. Body Diode Forward Voltage









Figure 9. Transient Thermal Impedance



Test Circuits and Waveforms




Figure10. Gate Charge Test Circuit





Figure11. Gate Charge Waveform







Figure12. Resistive Switching Test Circuit

Figure13. Resistive Switching Waveforms


http://www.reasunos.com

Test Circuits and Waveforms



Package outline drawing

Unit: mm



	Dimensions									
Ref.		Millimete	rs	s Inches						
	Min.	Тур.	Max.	Min.	Тур.	Max.				
Α	2.10		2.50	0.083		0.098				
A2	0		0.10	0		0.004				
в	0.66		0.86	0.026		0.034				
B2	5.18		5.48	0.202		0.216				
С	0.40		0.60	0.016		0.024				
C2	0.44		0.58	0.017		0.023				
D	5.90		6.30	0.232		0.248				
D1		5.30REF		(0.209REF					
E	6.40		6.80	0.252		0.268				
E1	4.63			0.182						
G	4.47		4.67	0.176		0.184				
н	9.50		10.70	0.374		0.421				
L	1.09		1.21	0.043		0.048				
L2	1.35		1.65	0.053		0.065				
V1		7°			7°					
V2	0°		6°	0°		6°				

TO-252

C2

Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice .Customers should obtain the latest relevant information before orders and should verify that such information in current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale.Testing,reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement,testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk,customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

1.Life support devices or systems are devices or systems which:

a.are intended for surgical implant into the human body,

b.support or sustain life,

c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.