N Channel MOSFET

Applications:

- Adapter & Charger
- •SMPS Standby Power
- •AC-DC Switching Power Supply
- •LED driving power

Features:

- Low On Resistance
- Low Gate Charge
- •Peak Current vs Pulse Width Curve
- •RoHS Compliant


Ordering Information

Part Number	Package	Marking
RS8N65F	TO-220F	RS8N65F



Lead Free Package and Finish

lo	RDS(ON)(Typ.)	VDSS
8.0A	1.1Ω	650V



Absolute Maximun Ratings Tc=25℃ unless otherwise specified

Symbol	Parameter	RS8N65F	Units	
VDSS	Drain-to-Source Voltage (Note*1)	650	V	
ID	Continuous Drain Current	8.0		
ID@ 100 ℃	Continuous Drain Current	5.1	A	
lом	Pulsed Drain Current (Note*2)	32.0		
DD	Power Dissipation	48	W	
PD	Derating Factor above 25℃	0.38	W/℃	
VGS	Gate-to-Source Voltage	±30	V	
EAS	Single Pulse Avalanche Engergy L=10mH VDD=50V RG=25Ω TJ=25℃	311	mJ	
	Maximum Temperature for Soldering			
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds	300 260	$^{\circ}\! \mathbb{C}$	
	Package Body for 10 seconds			
T. and Tota	Operating Junction and Storage	-55 to 150		
TJ and TSTG	Temperature Range	-55 (0 150		

^{*}Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RS8N65F	Units	Test Conditions
Rejc	Junction-to-Case	2.72		Drain lead soldered to water cooled heatsink,PD adjusted for a peak junction temperature of +150℃.
Rеја	Junction-to-Ambient	120		1 cubic foot chamber,free air.

OFF Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage	650			٧	Vgs=0V,ID=250µA
IDSS	Drain-to-Source Leakage Current			1.0	μΑ	V_{DS} =650V,VGS=0V
Igss	Gate-to-Source Forward Leakage			100	nΛ	Vgs=+30V Vds=0V
	Gate-to-Source Reverse Leakage			-100	nA	Vgs=-30V Vds=0V

ON Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain-to-Source On-Resistance		1.1	1.3	Ω	Vgs=10V,ID=4A
Vgs(TH)	Gate Threshold Voltage	2.0		4.0	V	VGS=VDS,ID=250µA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		25.2		nS	VDS=325V ID=8.0A RG=25Ω (Note:3,4)
trise	Rise Time		16.8			
td(OFF)	Turn-OFF Delay Time		42.5			
tfall	Fall Time		16.5			

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		1010		pF	Vgs=0V Vps=25V f=1.0MHz
Coss	Output Capacitance		94	1		
Crss	Reverse Transfer Capacitance		8.65	-		
Qg	Total Gate Charge		23		nC	VDS=520V ID=8.0A VGS=10V (Note:3,4)
Qgs	Gate-to-Source Charge		5.9			
Qgd	Gate-to-Drain("Miller") Charge		9.46			

Copyright Reasunos http://www.reasunos.com REV:A2 May.2018 Page 2 of 9

REASUNOS

Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Is	Continuous Source Current			8.0	Α	Integral pn-diode
Ism	Maximum Pulsed Current			32.0	Α	in MOSFET
Vsd	Diode Forward Voltage			1.4	V	Is=8A,Vgs=0V
trr	Reverse Recovery Time		335		nS	Vgs=0V
Qrr	Reverse Recovery Charge		3.1		μC	Is=8A,di/dt=100A/μs

Notes:

Typical Feature curve

T_J = 25°C, unless otherwise noted

Figure 1. Output Characteristics





Figure 2. Typical Transfer Characteristics



Copyright Reasunos http://www.reasunos.com REV:A2 May.2018 Page3 of 9

^{*1.}TJ=±25°C to +150°C.

^{*2.}Repetitive rating; pulse width limited by maximum junction temperature.

^{*3.}Pulse width≤300µs;duty cycle ≤2%.

^{*4.}Basically not affected by temperature.

REASUNOS RS8N65F

Figure 3. On-Resistance versus Drain Current




Figure 4. Diode Forward Voltage vs. Current




Figure 5. Capacitance vs. Drian-to-Source





Figure 6. Gate Charge vs. Vgs



Copyright Reasunos http://www.reasunos.com REV:A2 May.2018 Page4 of 9

REASUNOS RS8N65F

Figure 7. Bvdss Variation with Temperature 1.2 BVDSS,(Normalized)
Drain 4o-Source Breakdown Voltage 1.15 1.1 1.05 0.95 0.9 0.85 0 25 75 100 125 150 -25 50 -50 TJ,Junction Temperature(°C)

Figure 8. On-Resistance Variation with Temperature 2.5 2.25 PULSED TEST RDS(on),(Normalized) Drain-to-Source On Resistance VGS = 10V 2 ID = 3.5A 1.75 1.5 1.25 0.75 0.5 0.25 -50 -25 25 50 75 100 125 150 TJ, Junction Temperature (°C)

Figure 9. Maximum Safe Operating Area

Single Pulse
Tc=25°C
T_j=150°C
10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0

10.0


10.0

10.0

10.0

10.0

Figure 10. Maximum Continuous Drain



Copyright Reasunos http://www.reasunos.com REV:A2 May.2018 Page5 of 9

Test Circuits and Waveforms




Figure11.
Gate Charge Test Circuit

Figure 12.
Gate Charge Waveform




Figure 13.
Resistive Switching Test Circuit




Figure 14.
Resistive Switching Waveforms

REASUNOS RS8N65F

Test Circuits and Waveforms




Figure 15. Diode Reverse Recovery
Test Circuit




Figure 16. Diode Reverse Recovery Waveform





Figure 17. Unclamped Inductive Switching Test Circuit




$$EAS = \frac{IAS^2L}{2}$$

Figure 18. Unclamped Inductive Switching Waveforms

Copyright Reasunos http://www.reasunos.com RI

Package outline drawing

Unit: mm



TO-220F

Copyright Reasunos http://www.reasunos.com REV:A2 May.2018 Page8 of 9

Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

- 1.Life support devices or systems are devices or systems which:
 - a.are intended for surgical implant into the human body,
 - b.support or sustain life,
 - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Copyright Reasunos http://www.reasunos.com REV:A2 May.2018 Page9 of 9