### **N Channel MOSFET**

### **Applications:**

- Adapter & Charger
- •DC-AC inverter Power
- •AC-DC Switching Power Supply
- •LED driving power

#### Features:

- •Low On Resistance
- Low Gate Charge
- •Peak Current vs Pulse Width Curve
- •RoHS Compliant


### **Ordering Information**

Part Number	Package	Marking
RS20N50F	TO-220F	RS20N50F



Lead Free Package and Finish

lo	RDS(ON)(Typ.)	VDSS
20A	0.2Ω	500V



### Absolute Maximun Ratings Tc=25℃ unless otherwise specified

Symbol	Parameter	RS20N50F	Units	
VDSS	Drain-to-Source Voltage (Note*1)	500	V	
ID	Continuous Drain Current	20.0		
ID@ 100 ℃	Continuous Drain Current	12.6	Α	
lом	Pulsed Drain Current (Note*2)	80.0	1	
PD	Power Dissipation	190	W	
PD	Derating Factor above 25℃	1.52	W/°C	
VGS	Gate-to-Source Voltage	±30	V	
EAS	Single Pulse Avalanche Engergy L=6mH IAS=20A VDD=50V RG=25Ω TJ=25℃	1200	mJ	
	Maximum Temperature for Soldering			
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260	$^{\circ}$ C	
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150		

<sup>\*</sup>Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

### **Thermal Resistance**

Symbol	Parameter	RS20N50F	Units	Test Conditions
RθJC	Junction-to-Case	0.7		Drain lead soldered to water cooled heatsink,PD adjusted for a peak junction temperature of +150℃.
RθJA	Junction-to-Ambient	53.5		1 cubic foot chamber,free air.

Copyright Reasunos http://www.reasunos.com REV:A2 May.2018 Page 1 of 9

## OFF Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage	500			V	VGS=0V,ID=250µA
IDSS	Drain-to-Source Leakage Current			1.0	μΑ	VDS=500V,VGS=0V
llgss	Gate-to-Source Forward Leakage			100	μΑ	VGS=+30V VDS=0V
	Gate-to-Source Reverse Leakage			-100		Vgs=-30V Vds=0V

## ON Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain-to-Source On-Resistance		0.2	0.3	Ω	Vgs=10V,ID=10A
Vgs(TH)	Gate Threshold Voltage	2.0		4.0	V	Vgs=Vds,Id=250µA

## Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		54		nS	VDS=250V ID=10A RG=10Ω (Note:3,4)
trise	Rise Time		165			
td(OFF)	Turn-OFF Delay Time		98			
<b>t</b> fall	Fall Time		86			

## **Dynamic Characteristics** Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		2302			Vgs=0V
Coss	Output Capacitance		360		pF	VDS=25V f=1.0MHz
Crss	Reverse Transfer Capacitance		28			
Qg	Total Gate Charge		51		nC	VDS=400V ID=20A VGS=10V (Note:3,4)
Qgs	Gate-to-Source Charge		12.7			
Qgd	Gate-to-Drain("Miller") Charge		22			


Copyright Reasunos http://www.reasunos.com REV:A2 May.2018 Page 2 of 9

### **Source-Drain Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Is	Continuous Source Current			20	Α	Integral pn-diode
Ism	Maximum Pulsed Current			80	Α	in MOSFET
VsD	Diode Forward Voltage			1.4	V	Is=20A,Vgs=0V
trr	Reverse Recovery Time		570.3		nS	Vgs=0V
Qrr	Reverse Recovery Charge		7.35		μC	Is=20A,di/dt=100A/µs

#### Notes:

## **Typical Feature curve**



Copyright Reasunos http://www.reasunos.com REV:A2 May.2018 Page 3 of 9


<sup>\*1.</sup>TJ=±25℃ to +150℃.


<sup>\*2.</sup>Repetitive rating; pulse width limited by maximum junction temperature.


<sup>\*3.</sup>Pulse width≤300µs;duty cycle ≤2%.


<sup>\*4.</sup>Basically not affected by temperature.

REASUNOS RS20N50F










### **Test Circuits and Waveforms**



V<sub>DS</sub>

V<sub>DS</sub>

Miller

Region


Q<sub>gs</sub>

Q<sub>gd</sub>

Q<sub>g</sub>

Figure11.
Gate Charge Test Circuit

Figure 12.
Gate Charge Waveform






Figure 13.
Resistive Switching Test Circuit

Figure 14.
Resistive Switching Waveforms

### **Test Circuits and Waveforms**




Figure 15. Diode Reverse Recovery
Test Circuit




Figure 16. Diode Reverse Recovery Waveform





Figure 17. Unclamped Inductive Switching Test Circuit




$$EAS = \frac{IAS^2L}{2}$$

Figure 18. Unclamped Inductive Switching Waveforms

# Package outline drawing

Unit:mm



Copyright Reasunos http://www.reasunos.com REV:A2 May.2018 Page 8 of 9

#### **Disclaimers:**

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

### **Life Support Policy:**

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

#### As used herein:

- 1.Life support devices or systems are devices or systems which:
  - a.are intended for surgical implant into the human body,
  - b.support or sustain life,
  - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Copyright Reasunos http://www.reasunos.com REV:A2 May.2018 Page 9 of 9