

## N Channel MOSFET



Lead Free Package and Finish


### Applications:

- Adapter & Charger
- DC-AC inverter Power
- AC-DC Switching Power Supply
- LED driving power

$I_D$	$R_{DS(ON)}(Typ.)$	$V_{DSS}$
20A	0.2Ω	500V


### Features:

- Low On Resistance
- Low Gate Charge
- Peak Current vs Pulse Width Curve
- RoHS Compliant



TO-220F

Not to Scale



### Ordering Information

Part Number	Package	Marking
RS20N50F	TO-220F	RS20N50F

### Absolute Maximum Ratings $T_c=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	RS20N50F	Units
$V_{DSS}$	Drain-to-Source Voltage (Note*1)	500	V
$I_D$	Continuous Drain Current	20.0	A
$I_{D@ 100^\circ\text{C}}$	Continuous Drain Current	12.6	
$I_{DM}$	Pulsed Drain Current (Note*2)	80.0	
PD	Power Dissipation	190	W
	Derating Factor above $25^\circ\text{C}$	1.52	W/ $^\circ\text{C}$
$V_{GS}$	Gate-to-Source Voltage	$\pm 30$	V
EAS	Single Pulse Avalanche Energy $L=6\text{mH}$ $I_{AS}=20\text{A}$ $V_{DD}=50\text{V}$ $R_G=25\Omega$ $T_J=25^\circ\text{C}$	1200	mJ
TL TPKG	Maximum Temperature for Soldering	300 260	$^\circ\text{C}$
	Leads at 0.063in(1.6mm)from Case for 10 seconds		
	Package Body for 10 seconds		
$T_J$ and $T_{STG}$	Operating Junction and Storage Temperature Range	-55 to 150	

\*Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the“Absolute Maximum Ratings”Table may cause permanent damage to the device.

### Thermal Resistance

Symbol	Parameter	RS20N50F	Units	Test Conditions
$R_{\theta JC}$	Junction-to-Case	0.7	$^\circ\text{C}/\text{W}$	Drain lead soldered to water cooled heatsink,PD adjusted for a peak junction temperature of $+150^\circ\text{C}$ .
$R_{\theta JA}$	Junction-to-Ambient	53.5		1 cubic foot chamber,free air.

### OFF Characteristics $T_J=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$BV_{DSS}$	Drain-to-source Breakdown Voltage	500	--	--	V	$V_{GS}=0V, I_D=250\mu A$
$I_{DSS}$	Drain-to-Source Leakage Current	--	--	1.0	$\mu A$	$V_{DS}=500V, V_{GS}=0V$
$I_{GSS}$	Gate-to-Source Forward Leakage	--	--	100	$\mu A$	$V_{GS}=+30V, V_{DS}=0V$
	Gate-to-Source Reverse Leakage	--	--	-100		$V_{GS}=-30V, V_{DS}=0V$

### ON Characteristics $T_J=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	--	0.2	0.3	$\Omega$	$V_{GS}=10V, I_D=10A$
$V_{GS(TH)}$	Gate Threshold Voltage	2.0	--	4.0	V	$V_{GS}=V_{DS}, I_D=250\mu A$

### Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$t_d(ON)$	Turn-on Delay Time	--	54	--	nS	$V_{DS}=250V$ $I_D=10A$ $R_G=10\Omega$ (Note:3,4)
$t_{rise}$	Rise Time	--	165	--		
$t_d(OFF)$	Turn-OFF Delay Time	--	98	--		
$t_{fall}$	Fall Time	--	86	--		

### Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$C_{iss}$	Input Capacitance	--	2302	--	pF	$V_{GS}=0V$ $V_{DS}=25V$ $f=1.0MHz$
$C_{oss}$	Output Capacitance	--	360	--		
$C_{rss}$	Reverse Transfer Capacitance	--	28	--		
$Q_g$	Total Gate Charge	--	51	--	nC	$V_{DS}=400V$ $I_D=20A$ $V_{GS}=10V$ (Note:3,4)
$Q_{gs}$	Gate-to-Source Charge	--	12.7	--		
$Q_{gd}$	Gate-to-Drain("Miller") Charge	--	22	--		



## Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$I_S$	Continuous Source Current	--	--	20	A	Integral pn-diode in MOSFET
$I_{SM}$	Maximum Pulsed Current	--	--	80	A	
$V_{SD}$	Diode Forward Voltage	--	--	1.4	V	$I_S=20A, V_{GS}=0V$
$t_{rr}$	Reverse Recovery Time	--	570.3	--	nS	$V_{GS}=0V$
$Q_{rr}$	Reverse Recovery Charge	--	7.35	--	$\mu C$	$I_S=20A, di/dt=100A/\mu s$

### Notes:

- \*1.  $T_J = \pm 25^\circ C$  to  $+150^\circ C$ .
- \*2. Repetitive rating; pulse width limited by maximum junction temperature.
- \*3. Pulse width  $\leq 300\mu s$ ; duty cycle  $\leq 2\%$ .
- \*4. Basically not affected by temperature.

## Typical Feature curve






Figure 3. On-Resistance versus Drain Current




Figure 4. Diode Forward Voltage versus Current




Figure 5. Typical Capacitance vs. Drain-to-Source Voltage




Figure 6. Typical Gate Charge vs. Vgs




Figure 7. Bvdss Variation with Temperature




Figure 8. On-Resistance Variation with Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Continuous Drain Current vs Case Temperature

## Test Circuits and Waveforms




Figure11.  
Gate Charge Test Circuit




Figure12.  
Gate Charge Waveform




Figure13.  
Resistive Switching Test Circuit




Figure14.  
Resistive Switching Waveforms

Test Circuits and Waveforms




Figure15.Diode Reverse Recovery Test Circuit




Figure16.Diode Reverse Recovery Waveform





Figure17.Unclamped Inductive Switching Test Circuit




$$E_{AS} = \frac{I_{AS}^2 L}{2}$$

Figure18.Unclamped Inductive Switching Waveforms

Package outline drawing

Unit:mm



TO-220F



---

## Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice .Customers should obtain the latest relevant information before orders and should verify that such information in current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the specifications at the time of sale.Testing,reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr-actual agreement,testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk,customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warranties for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

---

## Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

- 1.Life support devices or systems are devices or systems which:
  - a.are intended for surgical implant into the human body,
  - b.support or sustain life,
  - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
  
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system,or to affect its safety or effectiveness.