# **REASUNOS**

### **N Channel MOSFET**

### **Applications:**

- Adapter & Charger
- •SMPS Standby Power
- •AC-DC Switching Power Supply
- •LED driving power

### Features:

- Low On Resistance
- Low Gate Charge
- •Peak Current vs Pulse Width Curve
- •RoHS Compliant


## Ordering Information

Part Number	Package	Marking
RS12N60F	TO-220F	RS12N60F



Lead Free Package and Finish

lo	RDS(ON)(Typ.)	VDSS
12A	0.55Ω	600V



## Absolute Maximun Ratings Tc=25℃ unless otherwise specified

Symbol	Parameter	RS12N60F	Units	
VDSS	Drain-to-Source Voltage (Note*1)	600	V	
ID	Continuous Drain Current	12.0		
ID@ 100 ℃	Continuous Drain Current	9.0	A	
IDM	Pulsed Drain Current (Note*2)	48.0	1	
DD	Power Dissipation	70	W	
PD	Derating Factor above 25℃	0.41	W/℃	
VGS	Gate-to-Source Voltage	±30	V	
EAS	Single Pulse Avalanche Engergy L=10mH VDD=50V RG=25Ω TJ=25℃	405	mJ	
	Maximum Temperature for Soldering			
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260	${\mathbb C}$	
	Operating Junction and Storage		-	
TJ and TSTG	Temperature Range	-55 to 150		

<sup>\*</sup>Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

### **Thermal Resistance**

Symbol	Parameter	RS12N60F	Units	Test Conditions
Rejc	Junction-to-Case	1.78	°C/W	Drain lead soldered to water cooled heatsink,PD adjusted for a peak junction temperature of +150℃.
Røja	Junction-to-Ambient	62.5	1	1 cubic foot chamber,free air.

Copyright Reasunos http://www.reasunos.com REV:A2 May.2018 Page 1 of 9

# **OFF Characteristics** TJ=25 $^{\circ}$ C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage	600			٧	Vgs=0V,ID=250µA
IDSS	Drain-to-Source Leakage Current			1.0	μΑ	VDS=600V,VGS=0V
loss	Gate-to-Source Forward Leakage			100		Vgs=+30V Vds=0V
IGSS	Gate-to-Source Reverse Leakage			-100	nA	Vgs=-30V Vds=0V

## ON Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain-to-Source On-Resistance		0.55	0.72	Ω	Vgs=10V,ID=6A
Vgs(TH)	Gate Threshold Voltage	3.0		4.0	V	Vgs=Vds,Id=250µA

## Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		30			Vps=300V
trise	Rise Time		15		nS	ID=12A RG=25Ω (Note:3,4)
td(OFF)	Turn-OFF Delay Time		95			
tfall	Fall Time		22			

# **Dynamic Characteristics** Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		1540			Vgs=0V
Coss	Output Capacitance		175		pF	Vps=25V f=1.0MHz
Crss	Reverse Transfer Capacitance		21			
Qg	Total Gate Charge		44			VDS=480V
Qgs	Gate-to-Source Charge		8.6		nC	ID=12A VGS=10V (Note:3,4)
Qgd	Gate-to-Drain("Miller") Charge		21			

Copyright Reasunos http://www.reasunos.com REV:A2 May.2018 Page 2 of 9

# **REASUNOS**

### **Source-Drain Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Is	Continuous Source Current			12.0	Α	Integral pn-diode
Ism	Maximum Pulsed Current			48.0	Α	in MOSFET
Vsd	Diode Forward Voltage			1.4	V	Is=12A,Vgs=0V
trr	Reverse Recovery Time		380.00		nS	Vgs=0V
Qrr	Reverse Recovery Charge		4.5		μC	Is=12A,di/dt=100A/μs

#### Notes:

## **Typical Feature curve**

T<sub>J</sub> = 25°C, unless otherwise noted

Figure 1. Output Characteristics





Figure 2. On-Resistance vs. Drain Current



Copyright Reasunos http://www.reasunos.com REV:A2 May.2018 Page3 of 9

<sup>\*1.</sup>TJ=±25°C to +150°C.

<sup>\*2.</sup>Repetitive rating; pulse width limited by maximum junction temperature.

<sup>\*3.</sup>Pulse width≤300µs;duty cycle ≤1%.

<sup>\*4.</sup>Basically not affected by temperature.

Figure 3. BVDSS vs. Temperature




Figure 4. On-Resistance vs. Temperature




Figure 5. Gate Charge






Figure 6. Body Diode Forward Voltage



Copyright Reasunos http://www.reasunos.com REV:A2 May.2018 Page4 of 9


Page5 of 9

Figure 7. Transient Thermal Impedance



REASUNOS RS12N60F

### **Test Circuits and Waveforms**



V<sub>DS</sub>

Miller Region

Q<sub>gs</sub>

Q<sub>gd</sub>

Q<sub>gd</sub>

Figure8.
Gate Charge Test Circuit

Figure9.
Gate Charge Waveform




Figure 10.
Resistive Switching Test Circuit




Figure 11.
Resistive Switching Waveforms

REASUNOS RS12N60F

### **Test Circuits and Waveforms**




Figure 12. Diode Reverse Recovery
Test Circuit




Figure 13. Diode Reverse Recovery Waveform





Figure 14. Unclamped Inductive Switching Test Circuit




$$EAS = \frac{IAS^2L}{2}$$

Figure 15. Unclamped Inductive Switching Waveforms

Copyright Reasunos

# Package outline drawing

Unit: mm



**TO-220F** 

Copyright Reasunos http://www.reasunos.com REV:A2 May.2018 Page8 of 9

REASUNOS RS12N60F

### **Disclaimers:**

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

## **Life Support Policy:**

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

#### As used herein:

- 1.Life support devices or systems are devices or systems which:
  - a.are intended for surgical implant into the human body,
  - b.support or sustain life,
  - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Copyright Reasunos http://www.reasunos.com REV:A2 May.2018 Page9 of 9