## RS4N65F

VDSS

650V

### **N** Channel MOSFET

#### **Applications:**


- Adapter & Charger
- •AC-DC Switching Power Supply
- •LED driving power
- PC Power Supply

#### Features:

- •100% avalanche tested
- •Ultra low gate Charge(typical 14nC)
- •Low Cress(typical 5.4pF)
- •Fast switching capability
- •RoHS Compliant

Ordering Information

Part Number	Package	Marking
RS4N65F	TO-220F	RS4N65F




lр

4A

(96)

RDS(ON)(Typ.)

2.1Ω



Lead Free Package and Finish

Not to Scale

#### Absolute Maximun Ratings Tc=25°C unless otherwise specified

Symbol	Parameter	RS4N65F	Units	
VDSS	Drain-to-Source Voltage (Note*1)	650	V	
ID	Continuous Drain Current	4		
ID@ 100 ℃	Continuous Drain Current	2.7	A	
ldм	Pulsed Drain Current (Note*2)	16		
PD	Power Dissipation	38	W	
PD	Derating Factor above 25℃	0.3	W/°C	
VGS	Gate-to-Source Voltage	±30	V	
EAS	Single Pulse Avalanche Engergy L=29mH IAS=4A VDD=50V RG=25Ω TJ=25℃	232	mJ	
EAR	Repetitve Pulse Avalanche Engergy (pulse width limied by maximum junction temperature)	15	mJ	
	Maximum Temperature for Soldering			
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds	300 260	°C	
	Package Body for 10 seconds		C	
TJ and TSTG	Operating Junction and Storage	-55 to 150		
	Temperature Range	-55 10 150		

\*Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

#### **Thermal Resistance**

Symbol	Parameter	RS4N65F	Units	Test Conditions
Rejc	Junction-to-Case	3.29	°C/W	Drain lead soldered to water cooled heatsink,PD adjusted for a peak junction temperature of +150℃.
Reja	Junction-to-Ambient	120		1 cubic foot chamber,free air.

## OFF Characteristics $\mbox{ TJ=25\sc c}$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	<b>Test Conditions</b>
BVDSS	Drain-to-source Breakdown Voltage	650			V	Vgs=0V,Id=250µA
ldss	Drain-to-Source Leakage Current			1.0	μA	VDS=650V,VGS=0V
	Gate-to-Source Forward Leakage			100	nA	VGS=+30V VDS=0V
IGSS	Gate-to-Source Reverse Leakage			-100		VGS=-30V VDS=0V

### ON Characteristics TJ=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain-to-Source On-Resistance		2.1	2.6	Ω	V <sub>GS</sub> =10V,I <sub>D</sub> =2A
Vgs(TH)	Gate Threshold Voltage	2.0		4.0	V	Vgs=Vds,Id=250µA
Gfs	Forward Transconductance		2.5		S	V <sub>DS</sub> =50V,I <sub>D</sub> =2A

## **Resistive Switching Characteristics** Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		15		- nS	$V_{DS}$ =325V $I_{D}$ =4A $R_{G}$ =10 $\Omega$ (Note:3,4)
trise	Rise Time		30			
td(OFF)	Turn-OFF Delay Time		20			
tfall	Fall Time		14			

### Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		570			Vgs=0V
Coss	Output Capacitance		56		pF	VDS=25V
Crss	Reverse Transfer Capacitance		5.4	-		f=1.0MHz
Qg	Total Gate Charge		14			V <sub>DS</sub> =520V
Qgs	Gate-to-Source Charge		3.8		nC	I <sub>D</sub> =4A V <sub>GS</sub> =10V (Note:3,4)
Qgd	Gate-to-Drain("Miller") Charge		7.5			

### Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
ls	Continuous Source Current			4	Α	Integral pn-diode
lsм	Maximum Pulsed Current			16	Α	in MOSFET
Vsd	Diode Forward Voltage			1.4	V	IS=4A,VGS=0V
trr	Reverse Recovery Time		513		nS	VGS=0V
Qrr	Reverse Recovery Charge		2.6		μC	IS=4A,di/dt=100A/µs

#### Notes:

\*1.TJ=±25℃ to +150℃.

\*2.Repetitive rating; pulse width limited by maximum junction temperature.


\*3.Pulse width  $\leq$  300µs; duty cycle  $\leq$  2%.


\*4.Basically not affected by temperature.

## **Typical Feature curve**

Figure1.TypicalOutput Characteistics

## Figure2.Typical Transfer Characteristics





Figuer3.Typical ON Resistance vs Drain Current





Ciss

Coss

Figure6.Typical Gate Charge vs Gateto-Source Voltage

Figuer4.Typical Body Diode Transfer Characteristics





**Copyright Reasunos** 

100

10






Figure7. Typical Breakdown Voltage vs Junation Temperature Figure8. Typical Drain-to-Source ON Resistance vs Junction Temperature


#### Figure9.Maximum Continuous Drain Current vs Case Temperature

Figure10.Maximum Safe Operating Area





### **Test Circuits and Waveforms**






Figure11. Gate Charge Test Circuit

Figure12. Gate Charge Waveform




Figure13. Resistive Switching Test Circuit





Figure14. Resistive Switching Waveforms


http://www.reasunos.com

### **Test Circuits and Waveforms**



## Package outline drawing

Unit:mm



TO-220F

http://www.reasunos.com

REV:A1 Apr.2018

#### **Disclaimers:**

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice .Customers should obtain the latest relevant information before orders and should verify that such information in current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale.Testing,reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement,testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk,customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

#### Life Support Policy:

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

As used herein:

1.Life support devices or systems are devices or systems which:

a.are intended for surgical implant into the human body,

b.support or sustain life,

c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.