

170 μA, 2 MHz Zero-Drift Op Amps

Features

- · High DC Precision:
 - V_{OS} Drift: ±15 nV/°C (maximum, V_{DD} = 5.5V)
 - V_{OS}: ±8 µV (maximum)
 - A_{OL}: 126 dB (minimum, V_{DD} = 5.5V)
 - PSRR: 115 dB (minimum, V_{DD} = 5.5V)
 - CMRR: 117 dB (minimum, V_{DD} = 5.5V)
 - E_{ni} : 0.45 μV_{P-P} (typical), f = 0.1 Hz to 10 Hz
 - E_{ni}: 0.15 μV_{P-P} (typical), f = 0.01 Hz to 1 Hz
- Enhanced EMI Protection:
- Electromagnetic Interference Rejection Ratio (EMIRR) at 1.8 GHz: 96 dB
- · Low Power and Supply Voltages:
 - I_Q: 170 μA/amplifier (typical)
 - Wide Supply Voltage Range: 2V to 5.5V
- Small Packages:
 - Singles in SC70, SOT-23
 - Duals in MSOP-8, 2x3 TDFN
- Quads in TSSOP-14
- · Easy to Use:
 - Rail-to-Rail Input/Output
- Gain Bandwidth Product: 2 MHz (typical)
- Unity Gain Stable
- Extended Temperature Range: -40°C to +125°C

Typical Applications

- Portable Instrumentation
- Sensor Conditioning
- Temperature Measurement
- DC Offset Correction
- Medical Instrumentation

Design Aids

- FilterLab[®] Software
- Microchip Advanced Part Selector (MAPS)
- Analog Demonstration and Evaluation Boards
- Application Notes

Related Parts

- MCP6V11/1U/2/4: Zero-Drift, Low Power
- MCP6V31/1U/2/4
- MCP6V61/1U: Zero-Drift 1 MHz
- MCP6V81/1U: Zero-Drift, 5 MHz
- MCP6V91/1U: Zero-Drift, 10 MHz


Description

The Microchip Technology MCP6V71/1U/2/4 family of operational amplifiers provides input offset voltage correction for very low offset and offset drift. These are low-power devices with a gain bandwidth product of 2 MHz (typical). They are unity gain stable, have virtually no 1/f noise and have good Power Supply Rejection Ratio (PSRR) and Common-Mode Rejection Ratio (CMRR). These products operate with a single supply voltage as low as 2V, while drawing 170 μ A/amplifier (typical) of quiescent current.

The MCP6V71/1U/2/4 family has enhanced EMI protection to minimize any electromagnetic interference from external sources. This feature makes it well suited for EMI sensitive applications such as power lines, radio stations and mobile communications, etc.

The Microchip Technology Inc. MCP6V71/1U/2/4 op amps are offered in single (MCP6V71 and MCP6V71U), dual (MCP6V72) and quad (MCP6V74) packages. They were designed using an advanced CMOS process.

Package Types



Typical Application Circuit





Figure 1 and Figure 2 show input offset voltage versus ambient temperature for different power supply voltages.



Temperature with $V_{DD} = 2V$.




FIGURE 2:Input Offset Voltage vs.Temperature with V_{DD} = 5.5V.

As seen in Figure 1 and Figure 2, the MCP6V71/1U/2/4 op amps have excellent performance across temperature. The input offset voltage temperature drift (TC₁) shown is well within the specified maximum values of 15 nV/°C at V_{DD} = 5.5V and 30 nV/°C at V_{DD} = 2V.

This performance supports applications with stringent DC precision requirements. In many cases, it will not be necessary to correct for temperature effects (i.e., calibrate) in a design. In the other cases, the correction will be small.

1.0 ELECTRICAL CHARACTERISTICS

1.1 Absolute Maximum Ratings †

$V_{DD} - V_{SS}$	6.5V
Current at Input Pins	±2 mA
Analog Inputs (V _{IN} + and V _{IN} -) ⁽ 1 ⁾	$V_{SS} - 1.0V$ to $V_{DD}+1.0V$
All Other Inputs and Outputs	V_{SS} – 0.3V to V _{DD} +0.3V
Difference Input Voltage	V _{DD} – V _{SS}
Output Short-Circuit Current	Continuous
Current at Output and Supply Pins	±30 mA
Storage Temperature	65°C to +150°C
Maximum Junction Temperature	+150°C
ESD protection on all pins (HBM, CDM, MM)	
MCP6V71/1U	≥ 4 kV, 1.5 kV, 400V
MCP6V72/4	≥ 4 kV, 1.5 kV, 300V

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: See Section 4.2.1, Rail-to-Rail Inputs.

1.2 Specifications

TABLE 1-1: DC ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = +2V$ to +5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/3$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 20 \text{ k}\Omega$ to V_L and $C_L = 30 \text{ pF}$ (refer to Figure 1-4 and Figure 1-5).									
Parameters	Sym.	Min.	о <u>с</u> – оо р Тур.	Max.	Units	Conditions			
Input Offset									
Input Offset Voltage V_{OS} -8 — +8 μV $T_A = +25^{\circ}C$									
Input Offset Voltage Drift with Temperature	тс	-30		+30	n\//°C	$T_A = -40 \text{ to } +125^{\circ}\text{C},$ $V_{DD} = 2V \text{ (Note 1)}$			
(Linear Temperature Coefficient)	TC ₁	-15		+15	nv/ C	T _A = -40 to +125°C, V _{DD} = 5.5V (Note 1)			
Input Offset Voltage Quadratic	то		-30	_	$nV/^{\circ}C^{2}$	$T_A = -40 \text{ to } +125^{\circ}\text{C},$ $V_{DD} = 2\text{V}$			
Temperature Coefficient	TC ₂	_	-6	_		T _A = -40 to +125°C, V _{DD} = 5.5V (Note 1)			
Input Offset Voltage Aging	ΔV _{OS}	_	±0.75	_	μV	408 hours Life Test at +150°, measured at +25°C			
Power Supply Rejection Ratio	PSRR	115	125		dB				
Input Bias Current and Impedance									

Note 1: For design guidance only; not tested.

- 2: Figure 2-19 shows how V_{CML} and V_{CMH} changed across temperature for the first production lot.
- 3: Parts with date codes prior to September 2015 (week code 27) were screened to a +3 nA maximum limit.
- **4:** Parts with date codes prior to September 2015 (week code 27) were screened to ±1 nA minimum/maximum limits.

TABLE 1-1: DC ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +2V$ to +5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/3$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 20 \text{ k}\Omega$ to V_L and $C_L = 30 \text{ pF}$ (refer to Figure 1-4 and Figure 1-5).

$V_{CM} = V_{DD}/3, V_{OUT} = V_{DD}/2, V_{L} = V_{DD}/2$						
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Input Bias Current	I _B	-50	±1	+50	pА	
Input Bias Current across	I _B		+20	_	pА	T _A = +85°C
Temperature	I _B	0	+0.2	+1.5	nA	T _A = +125°C (Note 3)
Input Offset Current	I _{OS}	-250	±60	+250	pА	
Input Offset Current across	I _{OS}		±50		pА	T _A = +85°C
Temperature	I _{OS}	-800	±50	+800	pА	T _A = +125°C (Note 4)
Common-Mode Input Impedance	Z _{CM}		10 ¹³ 6		Ω pF	
Differential Input Impedance	Z _{DIFF}	_	10 ¹³ 6	_	Ω pF	
Common-Mode						
Common-Mode Input Voltage Range Low	V _{CML}			V _{SS} – 0.2	V	(Note 2)
Common-Mode Input Voltage Range High	V _{CMH}	V _{DD} + 0.3	_	_	V	(Note 2)
Common Mode Principal Potio	CMRR	111	122	_	dB	V _{DD} = 2V, V _{CM} = -0.2V to 2.3V (Note 2)
Common-Mode Rejection Ratio	CMRR	117	130	_	dB	V _{DD} = 5.5V, V _{CM} = -0.2V to 5.8V (Note 2)
Open-Loop Gain						·
DC Open Leen Cain (large signal)	A _{OL}	117	132	_	dB	V _{DD} = 2V, V _{OUT} = 0.3V to 1.8V
DC Open-Loop Gain (large signal)	A _{OL}	126	137	_	dB	V _{DD} = 5.5V, V _{OUT} = 0.3V to 5.3V
Output						
Minimum Output Voltago Swing	V _{OL}	V_{SS}	V _{SS} + 35	V _{SS} + 121	mV	$R_L = 2 k\Omega$, G = +2, 0.5V input overdrive
Minimum Output Voltage Swing	V _{OL}	_	V _{SS} + 3.5		mV	$R_L = 20 k\Omega, G = +2,$ 0.5V input overdrive
Movimum Quitout Voltage Swing	V _{OH}	V _{DD} – 121	V _{DD} – 45	V_{DD}	mV	R_L = 2 kΩ, G = +2, 0.5V input overdrive
Maximum Output Voltage Swing	V _{OH}		V _{DD} – 4.5		mV	$R_L = 20 k\Omega, G = +2,$ 0.5V input overdrive
Output Short Circuit Current	I _{SC}		±9		mA	$V_{DD} = 2V$
Output Short-Circuit Current	I _{SC}	_	±26	_	mA	V _{DD} = 5.5V
Power Supply						
Supply Voltage	V _{DD}	2	_	5.5	V	
Quiescent Current per Amplifier	I _Q	100	170	260	μA	I _O = 0
POR Trip Voltage	V _{POR}	0.9	1.2	1.6	V	

Note 1: For design guidance only; not tested.

2: Figure 2-19 shows how V_{CML} and V_{CMH} changed across temperature for the first production lot.

3: Parts with date codes prior to September 2015 (week code 27) were screened to a +3 nA maximum limit.

4: Parts with date codes prior to September 2015 (week code 27) were screened to ±1 nA minimum/maximum limits.

Electrical Characteristics: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +2V$ to +5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/3$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 20 \text{ k}\Omega$ to V_L and $C_L = 30 \text{ pF}$ (refer to Figure 1-4 and Figure 1-5).									
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions			
Amplifier AC Response									
Gain Bandwidth Product	GBWP		2		MHz				
Slew Rate	SR		1.0		V/µs				
Phase Margin	PM		60		٥	G = +1			
Amplifier Noise Response									
Input Naise Valtage	E _{ni}	_	0.15	—	μV _{P-P}	f = 0.01 Hz to 1 Hz			
Input Noise Voltage	E _{ni}		0.45	—	μV _{P-P}	f = 0.1 Hz to 10 Hz			
Input Noise Voltage Density	e _{ni}		21		nV/√Hz	f < 2 kHz			
Input Noise Current Density	i _{ni}		5		fA/√Hz				
Amplifier Distortion (Note 1)									
Intermodulation Distortion (AC)	IMD		11		μV _{PK}	V_{CM} tone = 100 m V_{PK} at 1 kHz, G_N = 1			
Amplifier Step Response									
Start Up Time	t _{STR}	_	200	—	μs	G = +1, 0.1% V _{OUT} settling (Note 2)			
Offset Correction Settling Time	t _{STL}	_	15	_	μs	G = +1, V _{IN} step of 2V, V _{OS} within 100 μV of its final value			
Output Overdrive Recovery Time	t _{ODR}	_	40	_	μs	G = -10, $\pm 0.5V$ input overdrive to V _{DD} /2, V _{IN} 50% point to V _{OUT} 90% point (Note 3)			
EMI Protection					•	• • • •			
		—	75			V _{IN} = 0.1 V _{PK} , f = 400 MHz			
EMI Delection Detic		_	89	—	-10	V _{IN} = 0.1 V _{PK} , f = 900 MHz			
EMI Rejection Ratio	EMIRR	_	96	—	dB	V _{IN} = 0.1 V _{PK} , f = 1800 MHz			
		—	98			V _{IN} = 0.1 V _{PK} , f = 2400 MHz			

TABLE 1-2: AC ELECTRICAL SPECIFICATIONS

Note 1: These parameters were characterized using the circuit in Figure 1-6. In Figure 2-40 and Figure 2-41, there is an IMD tone at DC, a residual tone at 1 kHz and other IMD tones and clock tones.

2: High gains behave differently; see Section 4.3.3, Offset at Power-Up.

3: t_{ODR} includes some uncertainty due to clock edge timing.

TABLE 1-3: TEMPERATURE SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, all limits are specified for: V_{DD} = +2V to +5.5V, V_{SS} = GND.									
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions			
Temperature Ranges									
Specified Temperature Range	T _A	-40	_	+125	°C				
Operating Temperature Range	T _A	-40	_	+125	°C	Note 1			
Storage Temperature Range	T _A	-65	_	+150	°C				
Thermal Package Resistances									
Thermal Resistance, 5L-SC-70	θ_{JA}	—	209	—	°C/W				
Thermal Resistance, 5L-SOT-23	θ_{JA}	—	201	—	°C/W				
Thermal Resistance, 8L-2x3 TDFN	θ_{JA}	—	53	—	°C/W				
Thermal Resistance, 8L-MSOP	θ_{JA}	—	211	—	°C/W				
Thermal Resistance, 14L-TSSOP	θ_{JA}	—	100	—	°C/W				

Note 1: Operation must not cause T_J to exceed Maximum Junction Temperature specification (+150°C).

1.3 Timing Diagrams




FIGURE 1-1: Amplifier Start-up.







FIGURE 1-2: Offset Correction Settling Time.



1.4 Test Circuits

The circuits used for most DC and AC tests are shown in Figure 1-4 and Figure 1-5. Lay out the bypass capacitors as discussed in Section 4.3.10 "Supply Bypassing and Filtering". R_N is equal to the parallel combination of R_F and R_G to minimize bias current effects.




FIGURE 1-4: AC and DC Test Circuit for Most Noninverting Gain Conditions.






FIGURE 1-5: AC and DC Test Circuit for Most Inverting Gain Conditions.

The circuit in Figure 1-6 tests the input's dynamic behavior (i.e., IMD, t_{STR} , t_{STL} and t_{ODR}). The potentiometer balances the resistor network (V_{OUT} should equal V_{REF} at DC). The op amp's Common-mode input voltage is V_{CM} = V_{IN}/2. The error at the input (V_{ERR}) appears at V_{OUT} with a noise gain of 10 V/V.







2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +2V$ to 5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/3$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 20 \text{ k}\Omega$ to V_L and $C_L = 30 \text{ pF}$.

2.1 DC Input Precision








FIGURE 2-3: Input Offset Voltage Quadratic Temp. Co.




FIGURE 2-4:Input Offset Voltage vs.Power Supply Voltage with $V_{CM} = V_{CML}$






FIGURE 2-5: Input Offset Voltage vs. Power Supply Voltage with $V_{CM} = V_{CMH}$.





Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +2V$ to 5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/3$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 20 \text{ k}\Omega$ to V_L and $C_L = 30 \text{ pF}$.




FIGURE 2-7: Input Offset Voltage vs. Output Voltage with $V_{DD} = 5.5V$.




FIGURE 2-8: Input Offset Voltage vs. Common-Mode Voltage with V_{DD} = 2V.




FIGURE 2-9: Input Offset Voltage vs. Common-Mode Voltage with V_{DD} = 5.5V.




FIGURE 2-10: Common-Mode Rejection Ratio.




FIGURE 2-11: Power Supply Rejection Ratio.






FIGURE 2-12: DC Open-Loop Gain.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +2V$ to 5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/3$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 20 \text{ k}\Omega$ to V_L and $C_L = 30 \text{ pF}$.








FIGURE 2-14: DC Open-Loop Gain vs. Ambient Temperature.




FIGURE 2-15: Input Bias and Offset Currents vs. Common-Mode Input Voltage with $T_A = +85^{\circ}C$.




FIGURE 2-16: Input Bias and Offset Currents vs. Common-Mode Input Voltage with $T_A = +125^{\circ}$ C.




FIGURE 2-17: Input Bias and Offset Currents vs. Ambient Temperature with $V_{DD} = +5.5V.$




FIGURE 2-18: Input Bias Current vs. Input Voltage (below V_{SS}).

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +2V$ to 5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/3$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 20 \text{ k}\Omega$ to V_L and $C_L = 30 \text{ pF}$.

2.2 **Other DC Voltages and Currents**




FIGURE 2-19: Input Common-Mode Voltage Headroom (Range) vs. Ambient Temperature.




FIGURE 2-20: Output Voltage Headroom vs. Output Current.




FIGURE 2-21: Output Voltage Headroom vs. Ambient Temperature.




FIGURE 2-22: Output Short-Circuit Current vs. Power Supply Voltage.






FIGURE 2-23: Supply Current vs. Power Supply Voltage.




Note: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = +2V$ to 5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/3$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 20 \text{ k}\Omega$ to V_L and $C_L = 30 \text{ pF}$.





Ambient Temperature.


Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +2V$ to 5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/3$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 20 \text{ k}\Omega$ to V_L and $C_L = 30 \text{ pF}$.


2.3 Frequency Response











Frequency with $V_{DD} = 5.5V$.




FIGURE 2-29: Gain Bandwidth Product and Phase Margin vs. Ambient Temperature.




FIGURE 2-30: Gain Bandwidth Product and Phase Margin vs. Common-Mode Input Voltage.





FIGURE 2-31: Gain Bandwidth Product and Phase Margin vs. Output Voltage.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +2V$ to 5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/3$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 20 \text{ k}\Omega$ to V_L and $C_L = 30 \text{ pF}$.



Impedance vs. Frequency with $V_{DD} = 2V$.






FIGURE 2-33: Closed-Loop Output Impedance vs. Frequency with $V_{DD} = 5.5V$.



Swing vs. Frequency.






FIGURE 2-36: EMIRR vs RF Input Peak Voltage.




FIGURE 2-37: Channel-to-Chann Separation vs. Frequency.

Note: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = +2V$ to 5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/3$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 20 \text{ k}\Omega$ to V_L and $C_L = 30 \text{ pF}$.

2.4 Input Noise and Distortion




FIGURE 2-38: Input Noise Voltage Density and Integrated Input Noise Voltage vs. Frequency.




FIGURE 2-39: Input Noise Voltage Density vs. Input Common-Mode Voltage.




FIGURE 2-40: Intermodulation Distortion vs. Frequency with V_{CM} Disturbance (see Figure 1-6).




FIGURE 2-41: Intermodulation Distortion vs. Frequency with V_{DD} Disturbance (see Figure 1-6).




FIGURE 2-42: Input Noise vs. Time with 1 Hz and 10 Hz Filters and V_{DD} = 2V.




FIGURE 2-43: Input Noise vs. Time with 1 Hz and 10 Hz Filters and V_{DD} = 5.5V.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +2V$ to 5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/3$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 20 \text{ k}\Omega$ to V_L and $C_L = 30 \text{ pF}$.

2.5 Time Response




FIGURE 2-44: Input Offset Voltage vs. Time with Temperature Change.





FIGURE 2-45: Input Offset Voltage vs. Time at Power-Up.



Family Shows No Input Phase Reversal with Overdrive.




FIGURE 2-47: Noninverting Small Signal Step Response.





FIGURE 2-48: Noninverting Large Signal Step Response.



Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +2V$ to 5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/3$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 20 \text{ k}\Omega$ to V_L and $C_L = 30 \text{ pF}$.




FIGURE 2-50: Inverting Large Signal Step Response.




FIGURE 2-51: Slew I Temperature.




FIGURE 2-52: Output Overdrive Recovery vs. Time with G = -10 V/V.




FIGURE 2-53: Output Overdrive Recovery Time vs. Inverting Gain.

3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.

MCP6V71	MCP6V71U	MCP6	/72	MCP6V74		
SOT-23	SOT-23, SC-70	2×3 TDFN	MSOP	TSSOP	Symbol	Description
1	4	1	1	1	V _{OUT} , V _{OUTA}	Output (Op Amp A)
2	2	4	4	11	V _{SS}	Negative Power Supply
3	1	3	3	3	V _{IN} +, V _{INA} +	Noninverting Input (Op Amp A)
4	3	2	2	2	V _{IN} -, V _{INA} -	Inverting Input (Op Amp A)
5	5	8	8	4	V _{DD}	Positive Power Supply
—	_	5	5	5	V _{INB} +	Noninverting Input (Op Amp B)
—	_	6	6	6	V _{INB} -	Inverting Input (Op Amp B)
_		7	7	7	V _{OUTB}	Output (Op Amp B)
—		—		8	V _{OUTC}	Output (Op Amp C)
—	_	—	—	9	V _{INC} -	Inverting Input (Op Amp C)
_	_	—	—	10	V _{INC} +	Noninverting Input (Op Amp C)
—	_	—	—	12	V _{IND} +	Noninverting Input (Op Amp D)
_	_	_		13	V _{IND} -	Inverting Input (Op Amp D)
	_	_	—	14	V _{OUTD}	Output (Op Amp D)
	—	9	—		EP	Exposed Thermal Pad (EP); must be connected to V_{SS}

TABLE 3-1: PIN FUNCTION TABLE

3.1 Analog Outputs

The analog output pins (V_{OUT}) are low-impedance voltage sources.

3.2 Analog Inputs

The noninverting and inverting inputs (V_{IN}+, V_{IN}-, ...) are high-impedance CMOS inputs with low bias currents.

3.3 Power Supply Pins

The positive power supply (V_{DD}) is 2V to 5.5V higher than the negative power supply (V_{SS}). For normal operation, the other pins are between V_{SS} and V_{DD}.

Typically, these parts are used in a single (positive) supply configuration. In this case, V_{SS} is connected to ground and V_{DD} is connected to the supply. V_{DD} will need bypass capacitors.

3.4 Exposed Thermal Pad (EP)

There is an internal connection between the exposed thermal pad (EP) and the V_{SS} pin; they must be connected to the same potential on the printed circuit board (PCB).

This pad can be connected to a PCB ground plane to provide a larger heat sink. This improves the package thermal resistance (θ_{JA}).

NOTES:

4.0 APPLICATIONS

The MCP6V71/1U/2/4 family of zero-drift op amps is manufactured using Microchip's state of the art CMOS process. It is designed for precision applications with requirements for small packages and low power. Its low supply voltage and low quiescent current make the MCP6V71/1U/2/4 devices ideal for battery-powered applications.

4.1 Overview of Zero-Drift Operation

Figure 4-1 shows a simplified diagram of the MCP6V71/1U/2/4 zero-drift op amp. This diagram will be used to explain how slow voltage errors are reduced in this architecture (much better V_{OS} , $\Delta V_{OS}/\Delta T_A$ (TC₁), CMRR, PSRR, A_{OL} and 1/f noise).




FIGURE 4-1: Simplified Zero-Drift Op Amp Functional Diagram.

4.1.1 BUILDING BLOCKS

The Main amplifier is designed for high gain and bandwidth, with a differential topology. Its main input pair (+ and - pins at the top left) is used for the higher frequency portion of the input signal. Its auxiliary input pair (+ and - pins at the bottom left) is used for the lowfrequency portion of the input signal and corrects the op amp's input offset voltage. Both inputs are added together internally.

The Auxiliary amplifier, chopper input switches and chopper output switches provide a high DC gain to the input signal. DC errors are modulated to higher frequencies, while white noise is modulated to low frequencies. The low-pass filter reduces high-frequency content, including harmonics of the chopping clock.

The output buffer drives external loads at the V_{OUT} pin (V_{REF} is an internal reference voltage).

The oscillator runs at f_{OSC1} = 200 kHz. Its output is divided by two to produce the chopping clock rate of f_{CHOP} = 100 kHz.

The internal Power-on Reset (POR) starts the part in a known good state, protecting against power supply brown-outs.

The digital control block controls switching and POR events.

4.1.2 CHOPPING ACTION

Figure 4-2 shows the amplifier connections for the first phase of the chopping clock and Figure 4-3 shows them for the second phase. Its slow voltage errors alternate in polarity, making the average error small.




FIGURE 4-2: First Chopping Clock Phase; Equivalent Amplifier Diagram.




FIGURE 4-3: Second Chopping Clock Phase; Equivalent Amplifier Diagram.

4.1.3 INTERMODULATION DISTORTION (IMD)

These op amps will show intermodulation distortion (IMD) products when an AC signal is present.

The signal and clock can be decomposed into sine wave tones (Fourier series components). These tones interact with the zero-drift circuitry's nonlinear response to produce IMD tones at sum and difference frequencies. Each of the square wave clock's harmonics has a series of IMD tones centered on it. See Figure 2-40 and Figure 2-41.

4.2 Other Functional Blocks

4.2.1 RAIL-TO-RAIL INPUTS

The input stage of the MCP6V71/1U/2/4 op amps uses two differential CMOS input stages in parallel. One operates at low Common-Mode Input Voltage (V_{CM}, which is approximately equal to V_{IN}+ and V_{IN}- in normal operation) and the other at high V_{CM}. With this topology, the input operates with V_{CM} up to V_{DD} + 0.3V, and down to V_{SS} – 0.2V, at +25°C (see Figure 2-19). The input offset voltage (V_{OS}) is measured at V_{CM} = V_{SS} – 0.2V and V_{DD} + 0.3V to ensure proper operation.

4.2.1.1 Phase Reversal

The input devices are designed to not exhibit phase inversion when the input pins exceed the supply voltages. Figure 2-46 shows an input voltage exceeding both supplies with no phase inversion.

4.2.1.2 Input Voltage Limits

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the voltages at the input pins (see **Section 1.1 "Absolute Maximum Ratings †**"). This requirement is independent of the current limits discussed later on.

The ESD protection on the inputs can be depicted as shown in Figure 4-4. This structure was chosen to protect the input transistors against many (but not all) overvoltage conditions and to minimize input bias current (I_B).




FIGURE 4-4: Simplified Analog Input ESD Structures.

The input ESD diodes clamp the inputs when they try to go more than one diode drop below V_{SS} . They also clamp any voltages well above V_{DD} ; their breakdown voltage is high enough to allow normal operation, but not low enough to protect against slow overvoltage (beyond V_{DD}) events. Very fast ESD events (that meet the spec) are limited so that damage does not occur.

In some applications, it may be necessary to prevent excessive voltages from reaching the op amp inputs; Figure 4-5 shows one approach to protecting these inputs. D_1 and D_2 may be small signal silicon diodes, Schottky diodes for lower clamping voltages or diode-connected FETs for low leakage.




FIGURE 4-5: Protecting the Analog Inputs Against High Voltages.

4.2.1.3 Input Current Limits

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the currents into the input pins (see Section 1.1 "Absolute Maximum Ratings †"). This requirement is independent of the voltage limits discussed previously.

Figure 4-6 shows one approach to protecting these inputs. The resistors R_1 and R_2 limit the possible current in or out of the input pins (and into D_1 and D_2). The diode currents will dump onto V_{DD} .




FIGURE 4-6: Protecting the Analog Inputs Against High Currents.

It is also possible to connect the diodes to the left of resistors R₁ and R₂. In this case, the currents through diodes D₁ and D₂ need to be limited by some other mechanism. The resistors then serve as in-rush current limiters; the DC current into the input pins (V_{IN}+ and V_{IN}-) should be very small.

A significant amount of current can flow out of the inputs (through the ESD diodes) when the Common-Mode Voltage (V_{CM}) is below ground (V_{SS}) (see Figure 2-18).

4.2.2 RAIL-TO-RAIL OUTPUT

The output voltage range of the MCP6V71/1U/2/4 zerodrift op amps is $V_{DD} - 5.9 \text{ mV}$ (typical) and $V_{SS} + 4.5 \text{ mV}$ (typical) when $R_L = 20 \text{ k}\Omega$ is connected to $V_{DD}/2$ and $V_{DD} = 5.5\text{V}$. Refer to Figure 2-20 and Figure 2-21 for more information.

This op amp is designed to drive light loads; use another amplifier to buffer the output from heavy loads.

4.3 Application Tips

4.3.1 INPUT OFFSET VOLTAGE OVER TEMPERATURE

Table 1-1 gives both the linear and quadratic Temperature Coefficients (TC_1 and TC_2) of the input offset voltage. The input offset voltage, at any temperature in the specified range, can be calculated as follows:

EQUATION 4-1:

V _{OS}	(T_A)	$= V_{OS} + TC_1 \Delta T + TC_2 \Delta T^2$
Where:		
ΔΤ	=	T _A – 25°C
$V_{OS}(T_A)$	=	input offset voltage at T _A
V _{OS}	=	input offset voltage at +25°C
TC ₁	=	linear temperature coefficient
TC ₂	=	quadratic temperature coefficient

4.3.2 DC GAIN PLOTS

Figure 2-10 to Figure 2-12 are histograms of the reciprocals (in units of μ V/V) of CMRR, PSRR and A_{OL}, respectively. They represent the change in input offset voltage (V_{OS}) with a change in Common-Mode Input Voltage (V_{CM}), Power Supply Voltage (V_{DD}) and Output Voltage (V_{OUT}).

The 1/A_{OL} histogram is centered near 0 μ V/V because the measurements are dominated by the op amp's input noise. The negative values shown represent noise and tester limitations, *not* unstable behavior. Production tests make multiple V_{OS} measurements, which validate an op amp's stability; an unstable part would show greater V_{OS} variability or the output would stick at one of the supply rails.

4.3.3 OFFSET AT POWER-UP

When these parts power-up, the Input Offset (V_{OS}) starts at its uncorrected value (usually less than \pm 5 mV). Circuits with high DC gain can cause the output to reach one of the two rails. In this case, the time to a valid output is delayed by an Output Overdrive Time (like t_{ODR}) in addition to the Start-up Time (like t_{STR}).

It can be simple to avoid this extra start-up time. Reducing the gain is one method. Adding a capacitor across the Feedback Resistor (R_F) is another method.

4.3.4 SOURCE RESISTANCES

The input bias currents have two significant components: switching glitches that dominate at room temperature and below and input ESD diode leakage currents that dominate at +85°C and above.

Make the resistances seen by the inputs small and equal. This minimizes the output offset caused by the input bias currents.

The inputs should see a resistance on the order of 10Ω to $1 \ k\Omega$ at high frequencies (i.e., above 1 MHz). This helps minimize the impact of switching glitches, which are very fast, on overall performance. In some cases, it may be necessary to add resistors in series with the inputs to achieve this improvement in performance.

Small input resistances may be needed for high gains. Without them, parasitic capacitances might cause positive feedback and instability.

4.3.5 SOURCE CAPACITANCE

The capacitances seen by the two inputs should be small. Large input capacitances and source resistances, together with high gain, can lead to positive feedback and instability.

4.3.6 CAPACITIVE LOADS

Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. These zero-drift op amps have a different output impedance than most op amps, due to their unique topology.

When driving a capacitive load with these op amps, a series resistor at the output (R_{ISO} in Figure 4-7) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitive load.




FIGURE 4-7: Output Resistor, R_{ISO}, Stabilizes Capacitive Loads.

Figure 4-8 gives recommended R_{ISO} values for different capacitive loads and gains. The x-axis is the normalized Load Capacitance (C_L/ $\!\!\sqrt{G_N}$). The y-axis is the Resistance (R_{ISO}).

 G_N is the circuit's Noise Gain. For noninverting gains, G_N and the Signal Gain are equal. For inverting gains, G_N is 1+|Signal Gain| (e.g., -1 V/V gives G_N = +2 V/V).





FIGURE 4-8: Recommended R_{ISO} values for Capacitive Loads.

After selecting R_{ISO} for your circuit, double check the resulting frequency response peaking and step response overshoot. Modify R_{ISO} 's value until the response is reasonable. Bench evaluation is helpful.

4.3.7 STABILIZING OUTPUT LOADS

This family of zero-drift op amps has an output impedance (Figure 2-32 and Figure 2-33) that has a double zero when the gain is low. This can cause a large phase shift in feedback networks that have lowimpedance near the part's bandwidth. This large phase shift can cause stability problems.

Figure 4-9 shows that the load on the output is $(R_L + R_{ISO})||(R_F + R_G)$, where R_{ISO} is before the load (like Figure 4-7). This load needs to be large enough to maintain stability; it should be at least 10 k Ω .





4.3.8 GAIN PEAKING

Figure 4-10 shows an op amp circuit that represents noninverting amplifiers (V_M is a DC voltage and V_P is the input) or inverting amplifiers (V_P is a DC voltage and V_M is the input). The capacitances C_N and C_G represent the total capacitance at the input pins; they include the op amp's Common-Mode Input Capacitance (C_{CM}), board parasitic capacitance and any capacitor placed in parallel. The capacitance C_{FP} represents the parasitic capacitance coupling the output and noninverting input pins.




FIGURE 4-10: A. Capacitance.

Amplifier with Parasitic

 C_G acts in parallel with R_G (except for a gain of +1 V/V), which causes an increase in gain at high frequencies. C_G also reduces the phase margin of the feedback loop, which becomes less stable. This effect can be reduced by either reducing C_G or $R_F||R_G.$

 C_N and R_N form a low-pass filter that affects the signal at V_P . This filter has a single real pole at $1/(2\pi R_N C_N)$.

The largest value of R_F that should be used depends on noise gain (see G_N in Section 4.3.6 "Capacitive Loads"), C_G and the open-loop gain's phase shift. An approximate limit for R_F is:

EQUATION 4-2:

$$R_F \leq (10 \ k\Omega) \times \frac{12 \ pF}{C_G} \times G_N^2$$

Some applications may modify these values to reduce either output loading or gain peaking (step response overshoot).

At high gains, R_N needs to be small in order to prevent positive feedback and oscillations. Large C_N values can also help.

4.3.9 REDUCING UNDESIRED NOISE AND SIGNALS

Reduce undesired noise and signals with:

- · Low bandwidth signal filters:
 - Minimize random analog noise
 - Reduce interfering signals
- · Good PCB layout techniques:
 - Minimize crosstalk
 - Minimize parasitic capacitances and inductances that interact with fast switching edges
- Good power supply design:
 - Isolation from other parts
 - Filtering of interference on supply line(s)

4.3.10 SUPPLY BYPASSING AND FILTERING

With this family of operational amplifiers, the power supply pin (V_{DD} for single supply) should have a local bypass capacitor (i.e., 0.01 µF to 0.1 µF) within 2 mm of the pin for good high-frequency performance.

These parts also need a bulk capacitor (i.e., $1 \ \mu F$ or larger) within 100 mm to provide large, slow currents. This bulk capacitor can be shared with other low-noise analog parts.

In some cases, high-frequency power supply noise (e.g., switched mode power supplies) may cause undue intermodulation distortion with a DC offset shift; this noise needs to be filtered. Adding a resistor into the supply connection can be helpful.

4.3.11 PCB DESIGN FOR DC PRECISION

In order to achieve DC precision on the order of $\pm 1 \mu$ V, many physical errors need to be minimized. The design of the Printed Circuit Board (PCB), the wiring and the thermal environment have a strong impact on the precision achieved. A poor PCB design can easily be more than 100 times worse than the MCP6V71/1U/2/4 op amps' minimum and maximum specifications.

4.3.11.1 PCB Layout

Any time two dissimilar metals are joined together, a temperature dependent voltage appears across the junction (the Seebeck or thermojunction effect). This effect is used in thermocouples to measure temperature. The following are examples of thermojunctions on a PCB:

- Components (resistors, op amps, ...) soldered to a copper pad
- · Wires mechanically attached to the PCB
- Jumpers
- Solder joints
- PCB vias

Typical thermojunctions have temperature to voltage conversion coefficients of 1 to 100 $\mu\text{V}/^{\circ}\text{C}$ (sometimes higher).

Microchip's AN1258 ("*Op Amp Precision Design: PCB Layout Techniques*") contains in-depth information on PCB layout techniques that minimize thermojunction effects. It also discusses other effects, such as crosstalk, impedances, mechanical stresses and humidity.

4.3.11.2 Crosstalk

DC crosstalk causes offsets that appear as a larger input offset voltage. Common causes include:

- Common-mode noise (remote sensors)
- Ground loops (current return paths)
- · Power supply coupling

Interference from the mains (usually 50 Hz or 60 Hz) and other AC sources can also affect the DC performance. Nonlinear distortion can convert these signals to multiple tones, including a DC shift in voltage. When the signal is sampled by an ADC, these AC signals can also be aliased to DC, causing an apparent shift in offset.

To reduce interference:

- Keep traces and wires as short as possible
- Use shielding
- Use ground plane (at least a star ground)
- Place the input signal source near to the DUT
- Use good PCB layout techniques
- Use a separate power supply filter (bypass capacitors) for these zero-drift op amps

4.3.11.3 Miscellaneous Effects

Keep the resistances seen by the input pins as small and as near to equal as possible to minimize biascurrent-related offsets.

Make the (trace) capacitances seen by the input pins small and equal. This is helpful in minimizing switching glitch-induced offset voltages.

Bending a coax cable with a radius that is too small causes a small voltage drop to appear on the center conductor (the triboelectric effect). Make sure the bending radius is large enough to keep the conductors and insulation in full contact.

Mechanical stresses can make some capacitor types (such as some ceramics) output small voltages. Use more appropriate capacitor types in the signal path and minimize mechanical stresses and vibration.

Humidity can cause electrochemical potential voltages to appear in a circuit. Proper PCB cleaning helps, as does the use of encapsulants.

4.4 Typical Applications

4.4.1 WHEATSTONE BRIDGE

Many sensors are configured as Wheatstone bridges. Strain gauges and pressure sensors are two common examples. These signals can be small and the Common-mode noise large. Amplifier designs with high differential gain are desirable.

Figure 4-11 shows how to interface to a Wheatstone bridge with a minimum of components. Because the circuit is not symmetric, the ADC input is single-ended and there is a minimum of filtering; the CMRR is good enough for moderate Common-mode noise.





FIGURE 4-11: Simple Design.

4.4.2 RTD SENSOR

The ratiometric circuit in Figure 4-12 conditions a twowire RTD for applications with a limited temperature range. U_1 acts as a difference amplifier with a lowfrequency pole. The sensor's wiring resistance (R_W) is corrected in firmware. Failure (open) of the RTD is detected by an out-of-range voltage.



4.4.3 OFFSET VOLTAGE CORRECTION

Figure 4-13 shows MCP6V71 (U_2) correcting the input offset voltage of another op amp (U_1). R_2 and C_2 integrate the offset error seen at U_1 's input; the integration needs to be slow enough to be stable (with the feedback provided by R_1 and R_3). R_4 and R_5 attenuate the integrator's output; this shifts the integrator pole down in frequency.




FIGURE 4-13: Offset Correction.

4.4.4 PRECISION COMPARATOR

Use high gain before a comparator to improve the latter's performance. Do not use MCP6V71/1U/2/4 as a comparator by itself; the V_{OS} correction circuitry does not operate properly without a feedback loop.




FIGURE 4-14:

Precision Comparator.

NOTES:

5.0 DESIGN AIDS

Microchip provides the basic design aids needed for the MCP6V71/1U/2/4 family of op amps.

5.1 FilterLab[®] Software

Microchip's FilterLab[®] software is an innovative software tool that simplifies analog active filter (using op amps) design. Available at no cost from the Microchip web site at www.microchip.com/filterlab, the FilterLab design tool provides full schematic diagrams of the filter circuit with component values. It also outputs the filter circuit in SPICE format, which can be used with the macro model to simulate actual filter performance.

5.2 Microchip Advanced Part Selector (MAPS)

MAPS is a software tool that helps efficiently identify Microchip devices that fit a particular design requirement. Available at no cost from the Microchip web site at www.microchip.com/maps, MAPS is an overall selection tool for Microchip's product portfolio that includes Analog, Memory, MCUs and DSCs. Using this tool, a customer can define a filter to sort features for a parametric search of devices and export side-by-side technical comparison reports. Helpful links are also provided for data sheets, purchase and sampling of Microchip parts.

5.3 Analog Demonstration and Evaluation Boards

Microchip offers a broad spectrum of Analog Demonstration and Evaluation Boards that are designed to help customers achieve faster time to market. For a complete listing of these boards and their corresponding user's guides and technical information, visit the Microchip web site at www.microchip.com/analog tools.

Some boards that are especially useful are:

- MCP6V01 Thermocouple Auto-Zeroed Reference Design (P/N MCP6V01RD-TCPL)
- MCP6XXX Amplifier Evaluation Board 1 (P/N DS51667)
- MCP6XXX Amplifier Evaluation Board 2 (P/N DS51668)
- MCP6XXX Amplifier Evaluation Board 3 (P/N DS51673)
- MCP6XXX Amplifier Evaluation Board 4 (P/N DS51681)
- Active Filter Demo Board Kit User's Guide (P/N DS51614)
- 8-Pin SOIC/MSOP/TSSOP/DIP Evaluation Board (P/N SOIC8EV)
- 14-Pin SOIC/TSSOP/DIP Evaluation Board (P/N SOIC14EV)

5.4 Application Notes

The following Microchip Application Notes are available on the Microchip web site at www.microchip. com/appnotes and are recommended as supplemental reference resources.

- ADN003: "Select the Right Operational Amplifier for your Filtering Circuits" (DS21821)
- AN722: "Operational Amplifier Topologies and DC Specifications" (DS00722)
- AN723: "Operational Amplifier AC Specifications and Applications" (DS00723)
- AN884: "Driving Capacitive Loads With Op Amps" (DS00884)
- AN990: "Analog Sensor Conditioning Circuits An Overview" (DS00990)
- AN1177: "Op Amp Precision Design: DC Errors", (DS01177)
- AN1228: "Op Amp Precision Design: Random Noise" (DS01228)
- AN1258: "Op Amp Precision Design: PCB Layout Techniques" (DS01258)


These Application Notes and others are listed in the design guide:

"Signal Chain Design Guide" (DS21825)

NOTES:

6.0 PACKAGING INFORMATION

6.1 Package Marking Information



Before 4/28/2020	AAAY <y> or AAA<yy> (Note 1)</yy></y>
After 4/28/2020	AAA1 <y> (Note 2)</y>

Note 1: The "**Y**" in the "AAAY" code is the letter Y, while <Y> and <YY> are numbers indicating the year (e.g., 2023 gives "AAA23" or "AAAY3".

2: <Y> is a number indicating the year (e.g., 2023 results in AAA13).

Note: Applies to 5-Lead SOT-23.

Legend:	XXX	Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC [®] designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
k	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

8-Lead MSOP (3x3 mm) (MCP6V72)




8-Lead TDFN (2x3x0.75 mm) (MCP6V72)



	Code			
MCP6V7	ACT			
Note:	Applies to 8-Lead 2x3 TDFN.			



14-Lead TSSOP (4.4 mm) (MCP6V74)



Example








Example

5-Lead Plastic Small Outline Transistor (LTY) [SC70]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




SIDE VIEW

END VIEW

Microchip Technology Drawing C04-061-LTY Rev E Sheet 1 of 2

5-Lead Plastic Small Outline Transistor (LTY) [SC70]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	Ν		5		
Pitch	е		0.65 BSC		
Overall Height	Α	0.80	-	1.10	
Standoff	A1	0.00	-	0.10	
Molded Package Thickness	A2	0.80	-	1.00	
Overall Length	D	2.00 BSC			
Overall Width	E		2.10 BSC		
Molded Package Width	E1		1.25 BSC		
Terminal Width	b	0.15	-	0.40	
Terminal Length	L	0.10	0.20	0.46	
Lead Thickness	С	0.08	-	0.26	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or
- protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-061-LTY Rev E Sheet 2 of 2

5-Lead Plastic Small Outline Transistor (LTY) [SC70]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	I	MILLIMETER	S
Dimensio	on Limits	MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	С		2.20	
Contact Pad Width	Х			0.45
Contact Pad Length	Y			0.95
Distance Between Pads	G	1.25		
Distance Between Pads	Gx	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2061-LTY Rev E

5-Lead Plastic Small Outline Transistor (OT) [SOT23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-091-OT Rev F Sheet 1 of 2

5-Lead Plastic Small Outline Transistor (OT) [SOT23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N	5			
Pitch	е	0.95 BSC			
Outside lead pitch	e1	1.90 BSC			
Overall Height	Α	0.90	-	1.45	
Molded Package Thickness	A2	0.89	-	1.30	
Standoff	A1	-	-	0.15	
Overall Width	E	2.80 BSC			
Molded Package Width	E1	1.60 BSC			
Overall Length	D	2.90 BSC			
Foot Length	L	0.30	-	0.60	
Footprint	L1	0.60 REF			
Foot Angle	¢	0°	-	10°	
Lead Thickness	С	0.08	-	0.26	
Lead Width	b	0.20	-	0.51	

Notes:

1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or

protrusions shall not exceed 0.25mm per side.


2. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-091-OT Rev F Sheet 2 of 2

5-Lead Plastic Small Outline Transistor (OT) [SOT23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	0.95 BSC			
Contact Pad Spacing	С		2.80		
Contact Pad Width (X5)	Х			0.60	
Contact Pad Length (X5)	Y			1.10	
Distance Between Pads	G	1.70			
Distance Between Pads	GX	0.35			
Overall Width	Z			3.90	

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2091-OT Rev F

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-111C Sheet 1 of 2

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



DETAIL C

	MILLIMETERS			
Dimensior	Dimension Limits		NOM	MAX
Number of Pins	N	8		
Pitch	e		0.65 BSC	
Overall Height	A	- 1.10		
Molded Package Thickness	A2	0.75 0.85 0.95		
Standoff	A1	0.00	-	0.15
Overall Width	E	4.90 BSC		
Molded Package Width	E1	3.00 BSC		
Overall Length	D	3.00 BSC		
Foot Length	L	0.40	0.60	0.80
Footprint	L1	0.95 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.08 - 0.23		0.23
Lead Width	b	0.22 - 0.40		

Notes:

Pin 1 visual index feature may vary, but must be located within the hatched area.
 Dimensions D and E1 do not include mold flash or protrusions. Mold flash or

- protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111C Sheet 2 of 2

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX		
Contact Pitch	E	0.65 BSC				
Contact Pad Spacing	С		4.40			
Overall Width	Z			5.85		
Contact Pad Width (X8)	X1			0.45		
Contact Pad Length (X8) Y1				1.45		
Distance Between Pads	G1	2.95				
Distance Between Pads	GX	0.20				

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2111A

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-129-MN Rev E Sheet 1 of 2

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimensio	Dimension Limits		NOM	MAX	
Number of Pins	Ν	8			
Pitch	е		0.50 BSC		
Overall Height	Α	0.70 0.75 0.80			
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	D	2.00 BSC			
Overall Width	E	3.00 BSC			
Exposed Pad Length	D2	1.35 1.40 1.45			
Exposed Pad Width	E2	1.25	1.30	1.35	
Contact Width	b	0.20 0.25 0.30		0.30	
Contact Length	L	0.25 0.30 0.45		0.45	
Contact-to-Exposed Pad	K	0.20			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.

- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-129-MN Rev E Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	0.50 BSC		
Optional Center Pad Width	X2			1.60
Optional Center Pad Length	Y2			1.50
Contact Pad Spacing	С		2.90	
Contact Pad Width (X8)	X1			0.25
Contact Pad Length (X8)	Y1			0.85
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	


Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing No. C04-129-MN Rev. B

14-Lead Thin Shrink Small Outline Package [ST] 4.4 mm Body [TSSOP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-087 Rev D Sheet 1 of 2

14-Lead Thin Shrink Small Outline Package [ST] 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



D	ΕT	٦AI	LΒ

	MILLIMETERS			
Dimension	n Limits	MIN	NOM	MAX
Number of Terminals	Ν		14	
Pitch	е	0.65 BSC		
Overall Height	Α	_	-	1.20
Standoff	A1	0.05	-	0.15
Molded Package Thickness	A2	0.80	1.00	1.05
Overall Length	D	4.90	5.00	5.10
Overall Width	E	6.40 BSC		
Molded Package Width	E1	4.30 4.40 4.50		4.50
Terminal Width	b	0.19 – 0.30		0.30
Terminal Thickness	С	0.09 – 0.20		0.20
Terminal Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Lead Bend Radius	R1	0.09 – –		-
Lead Bend Radius	R2 0.09		-	
Foot Angle	θ1	0°	_	8°
Mold Draft Angle	θ2	2 – 12° REF –		-
Mold Draft Angle	θ3	-	12° REF	-

Notes:


Pin 1 visual index feature may vary, but must be located within the hatched area.
 Dimensioning and tolerancing per ASME Y14.5M

- - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-087 Rev D Sheet 2 of 2

14-Lead Thin Shrink Small Outline Package [ST] 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	С		5.90	
Contact Pad Width (Xnn)	Х			0.45
Contact Pad Length (Xnn)	Y			1.45
Contact Pad to Contact Pad (Xnn)	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2087 Rev D

MCP6V71/1U/2/4

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (March 2015)

· Original release of this document.

Revision B (September 2015)

The following is the list of modifications:

- Added new devices to the family: MCP6V72 and MCP6V74, and related information throughout the document.
- Added Figure 2-37.
- Updated Table 1-3 in Section 3.0 "Pin Descriptions".
- Added markings and specification drawings for the new packages in Section 6.0 "Packaging Information".
- Updated the Product Identification System section with the new packages.

Revision C (August 2020)

The following is the list of modifications:

 Added Table and Notes to Section 6.1 "Package Marking Information" further explaining the package markings on the 5-Lead SOT-23 parts.

MCP6V71/1U/2/4

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO. [X]⁽¹⁾ –X /XX</u>		Examples:		
Device Tape and	l Reel Temperature Package Range	a)	MCP6V71T-E/OT:	Tape and Reel, Extended temperature, 5LD SOT-23 package
Device:	MCP6V71T: Single Op Amp (Tape and Reel) (SOT-23 only)	a)	MCP6V71UT-E/LTY:	: Tape and Reel Extended temperature, 5LD SC70 package
	MCP6V71UT: Single Op Amp (Tape and Reel) (SC-70, SOT-23) MCP6V72: Dual Op Amp (MSOP, 2x3 TDFN) MCP6V72T: Dual Op Amp (Tape and Reel) (MSOP,	b)	MCP6V71UT-E/OT:	Tape and Reel, Extended temperature, 5LD SOT-23 package
	2x3 TDFN) MCP6V74: Quad Op Amp (TSSOP) MCP6V74T: Quad Op Amp (Tape and Reel) (TSSOP)	a)	MCP6V72-E/MS:	Extended temperature, 8LD MSOP package
Temperature Range:	$E = -40^{\circ}C \text{ to } +125^{\circ}C \text{ (Extended)}$	b)	MCP6V72T-E/MS:	Tape and Reel, Extended temperature, 8LD MSOP package
Package:	LTY* = Plastic Small Outline Transistor, 5-lead SC70 OT = Plastic Small Outline Transistor, 5-lead SOT-23	c)	MCP6V72T-E/MNY:	1 0
	MNY* = Plastic Dual Flat, No-Lead - 2×3×0.75 mm Body, 8-lead	a)	MCP6V74-E/ST:	Extended temperature, 14LD TSSOP package
	MS = Plastic Micro Small Outline, 8-lead ST = Plastic Thin Shrink Small Outline - 4.4 mm Body, 14-lead	b)	MCP6V74T-E/ST:	Tape and Reel, Extended temperature, 14LD TSSOP package
	*Y = Nickel palladium gold manufacturing designator. Only available on the SC70 and TDFN packages.			
		Not	catalog part no fier is used for printed on the your Microchip	l identifier only appears in the umber description. This identi- ordering purposes and is not device package. Check with o Sales Office for package h the Tape and Reel option.

MCP6V71/1U/2/4

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are
 committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection
 feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or
 other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUEN-TIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet Iogo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{\textcircled{\sc 0}}$ 2015-2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-6579-9



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

Tel: 91-20-4121-0141

Tel: 81-6-6152-7160

Tel: 81-3-6880- 3770

Tel: 82-53-744-4301

Tel: 82-2-554-7200

Tel: 60-3-7651-7906

Tel: 63-2-634-9065

Tel: 65-6334-8870

Taiwan - Hsin Chu

Taiwan - Kaohsiung

Tel: 886-2-2508-8600

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Netherlands - Drunen

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

India - Pune Japan - Osaka

Japan - Tokyo

Korea - Daegu

Korea - Seoul

Malaysia - Kuala Lumpur

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila

Singapore

Tel: 886-3-577-8366

Tel: 886-7-213-7830

Taiwan - Taipei

Thailand - Bangkok Tel: 66-2-694-1351