

# AT24C16D

# I<sup>2</sup>C-Compatible (2-Wire) Serial EEPROM 16-Kbit (2,048 x 8)

### Features

- Low-Voltage Operation:
  - Vcc = 1.7V to 3.6V
- Internally Organized as 2,048 x 8 (16K)
- I<sup>2</sup>C-Compatible (2-Wire) Serial Interface:
  - 100 kHz Standard mode, 1.7V to 3.6V
  - 400 kHz Fast mode, 1.7V to 3.6V
  - 1 MHz Fast Mode Plus (FM+), 2.5V to 3.6V
- Schmitt Triggers, Filtered Inputs for Noise Suppression
- Bidirectional Data Transfer Protocol
- Write-Protect Pin for Full Array Hardware Data Protection (except WLCSP)
- Ultra Low Active Current (1 mA maximum) and Standby Current (0.8 µA maximum)
- 16-Byte Page Write Mode:
  - Partial page writes allowed
- Random and Sequential Read Modes
- Self-Timed Write Cycle within 5 ms Maximum
- ESD Protection > 4,000V
- High Reliability:
  - Endurance: 1,000,000 write cycles
  - Data retention: 100 years
- Green Package Options (Lead-free/Halide-free/RoHS compliant)
- Die Sale Options: Wafer Form and Tape and Reel Available

### Packages

8-lead PDIP<sup>(1)</sup>, 8-lead SOIC, 5-lead SOT23, 8-lead TSSOP, 8-pad UDFN, 8-ball VFBGA, and 4-ball WLCSP

#### Note:


1. Contact Microchip Sales for the availability of this package.

### **Table of Contents**

Fe	ature	5	1
Ра	ckage	es	1
1.	Pack	age Types	4
2.	Pin [	Descriptions	5
	2.1.	Ground	
	2.2.	Serial Data (SDA)	
	2.3.	Serial Clock (SCL).	
	2.4.	Write-Protect	
	2.5.	Device Power Supply	0
3.	Desc	cription	7
	3.1.	System Configuration Using 2-Wire Serial EEPROMs	7
	3.2.	Block Diagram	8
4.	Elec	trical Characteristics	9
	4.1.	Absolute Maximum Ratings	9
	4.2.	DC and AC Operating Range	
	4.3.	DC Characteristics	9
	4.4.	AC Characteristics	10
	4.5.	Electrical Specifications	12
5.	Devi	ce Operation and Communication	.14
	5.1.	Clock and Data Transition Requirements	14
	5.2.	Start and Stop Conditions	14
	5.3.	Acknowledge and No-Acknowledge	
	5.4.	Standby Mode	15
	5.5.	Software Reset	16
6.	Merr	nory Organization	. 17
	6.1.	Device Addressing	17
7.	Write	e Operations	.18
	7.1.	Byte Write	18
	7.2.	Page Write	18
	7.3.	Acknowledge Polling	19
	7.4.	Write Cycle Timing	19
	7.5.	Write Protection	20
8.	Read	d Operations	. 21
	8.1.	Current Address Read	21
	8.2.	Random Read	21
	8.3.	Sequential Read	22

9. Device Default Condition from Microchip	. 23
10. Packaging Information	24
10.1. Package Marking Information	24
11. Revision History	32
The Microchip Web Site	. 33
Customer Change Notification Service	33
Customer Support	. 33
Product Identification System	34
Microchip Devices Code Protection Feature	. 34
Legal Notice	35
Trademarks	. 35
Quality Management System Certified by DNV	36
Worldwide Sales and Service	37

### 1. Package Types



Note:

1. Since the WLCSP has no WP pin, the write protection feature is not offered on the WLCSP.

### 2. Pin Descriptions

The descriptions of the pins are listed in Table 2-1.

Name	8-lead PDIP	8-lead SOIC	8-lead TSSOP	5-lead SOT23	8-pad UDFN <sup>(*)</sup>	8-ball VFBGA	4-ball WLCSP	Function
NC	1	1	1	_	1	1	_	No Connect
NC	2	2	2	_	2	2		No Connect
NC	3	3	3	_	3	3		No Connect
GND	4	4	4	2	4	4	A2	Ground
SDA	5	5	5	3	5	5	B2	Serial Data
SCL	6	6	6	1	6	6	B1	Serial Clock
WP <sup>(2)</sup>	7	7	7	5	7	7		Write-Protect
V <sub>CC</sub>	8	8	8	4	8	8	A1	Device Power Supply

#### Table 2-1. Pin Function Table

#### Note:

- 1. The exposed pad on the UDFN package can be connected to GND or left floating.
- 2. If the WP pin is not driven, it is internally pulled down to GND. In order to operate in a wide variety of application environments, the pull-down mechanism is intentionally designed to be somewhat strong. Once these pins are biased above the CMOS input buffer's trip point (~0.5 x V<sub>CC</sub>), the pull -down mechanism disengages. Microchip recommends connecting these pins to a known state whenever possible. Since the WLCSP has no WP pin, the write protection feature is not offered on the WLCSP.

#### 2.1 Ground

The ground reference for the power supply. GND should be connected to the system ground.

### 2.2 Serial Data (SDA)

The SDA pin is an open-drain bidirectional input/output pin used to serially transfer data to and from the device. The SDA pin must be pulled-high using an external pull-up resistor (not to exceed 10 k $\Omega$  in value) and may be wire-ORed with any number of other open-drain or open-collector pins from other devices on the same bus.

### 2.3 Serial Clock (SCL)

The SCL pin is used to provide a clock to the device and to control the flow of data to and from the device. Command and input data present on the SDA pin is always latched in on the rising edge of SCL, while output data on the SDA pin is clocked out on the falling edge of SCL. The SCL pin must either be forced high when the serial bus is idle or pulled high using an external pull-up resistor.

#### 2.4 Write-Protect

Connecting the WP pin to GND will ensure normal write operations. When the WP pin is connected to  $V_{CC}$ , all write operations to the memory are inhibited. Refer to Note 2 for the behavior of the pin when not connected.

### 2.5 Device Power Supply

The  $V_{CC}$  pin is used to supply the source voltage to the device. Operations at invalid  $V_{CC}$  voltages may produce spurious results and should not be attempted.


### 3. Description

The AT24C16D provides 16,384 bits of Serial Electrically Erasable and Programmable Read-Only Memory (EEPROM) organized as 2,048 words of 8 bits each. This device is optimized for use in many industrial and commercial applications where low-power and low-voltage operations are essential. The device is available in space-saving 8-lead SOIC, 8-lead TSSOP, 8-pad UDFN, 8-lead PDIP<sup>(1)</sup>, 5-lead SOT23, 8-ball VFBGA and 4-ball WLCSP packages. The entire family of packages operates from 1.7V to 3.6V.


#### Note:

1. Contact Microchip Sales for the availability of this package.

### 3.1 System Configuration Using 2-Wire Serial EEPROMs



### 3.2 Block Diagram



### 4. Electrical Characteristics

#### 4.1 Absolute Maximum Ratings

Temperature under bias	-55°C to +125°C
Storage temperature	-65°C to +150°C
Supply voltage with respect to ground	-0.5V to +4.10V
Voltage on any pin with respect to ground	-0.6V to Vcc + 0.5V
DC output current	5.0 mA
ESD protection	>4 kV

**Note:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.

#### 4.2 DC and AC Operating Range

#### Table 4-1. DC and AC Operating Range

AT24C16D		
Operating Temperature (Case)	Industrial Temperature Range	-40°C to +85°C
V <sub>CC</sub> Power Supply	Low Voltage Grade	1.7V to 3.6V

### 4.3 DC Characteristics

#### Table 4-2. DC Characteristics

Parameter	Symbol	Minimum	Typical <sup>(*)</sup>	Maximum	Units	Test Conditions
Supply Voltage	V <sub>CC</sub>	1.7	—	3.6	V	
Supply Current,	I <sub>CC1</sub>	—	0.08	0.3	mA	V <sub>CC</sub> = 1.8V <sup>(2)</sup> , Read at 400 kHz
Read			0.15	0.5	mA	V <sub>CC</sub> = 3.6V, Read at 1 MHz
Supply Current, Write	I <sub>CC2</sub>	_	0.20	1.0	mA	V <sub>CC</sub> = 3.6V, Write at 1 MHz
Standby Current	I <sub>SB</sub>	—	0.08	0.4	μA	$V_{CC} = 1.8V^{(2)}$ , $V_{IN} = V_{CC}$ or GND
			0.10	0.8	μA	$V_{CC}$ = 3.6V, $V_{IN}$ = $V_{CC}$ or GND

Parameter	Symbol	Minimum	Typical <sup>(*)</sup>	Maximum	Units	Test Conditions
Input Leakage Current	I <sub>LI</sub>		0.10	3.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND
Ouput Leakage Current	I <sub>LO</sub>	— 0.05 3.0 μA \		V <sub>OUT</sub> = V <sub>CC</sub> or GND		
Input Low Level	V <sub>IL</sub>	-0.6	—	V <sub>CC</sub> x 0.3	V	Note 2
Input High Level	V <sub>IH</sub>	V <sub>CC</sub> x 0.7	—	V <sub>CC</sub> + 0.5	V	Note 2
Output Low Level	V <sub>OL1</sub>		—	0.2	V	V <sub>CC</sub> = 1.8V, I <sub>OL</sub> = 0.15 mA
Output Low Level	V <sub>OL2</sub>		_	0.4	V	V <sub>CC</sub> = 3.0V, I <sub>OL</sub> = 2.1 mA

#### Note:

- 1. Typical values characterized at  $T_A = +25^{\circ}C$  unless otherwise noted.
- 2. This parameter is characterized but is not 100% tested in production.

### 4.4 AC Characteristics

#### Table 4-3. AC Characteristics

Parameter	Symbol	Standar	d Mode	Fast M	lode	Fast Mo	de Plus	Units	
		V <sub>CC</sub> = 1.7V to 3.6V		V <sub>CC</sub> = 1.7V to 3.6V		V <sub>CC</sub> = 2.5V to 3.6V			
		Min.	Max.	Min.	Max.	Min.	Max.		
Clock Frequency, SCL	f <sub>SCL</sub>	—	100	—	400	—	1000	kHz	
Clock Pulse Width Low	t <sub>LOW</sub>	4,700		1,300	-	500		ns	
Clock Pulse Width High	t <sub>HIGH</sub>	4,000		600		400		ns	
Input Filter Spike Suppression (SCL,SDA) <sup>(1)</sup>	tı		100		100		100	ns	
Clock Low to Data Out Valid	t <sub>AA</sub>	_	4,500		900		450	ns	
Bus Free Time between Stop and Start <sup>(1)</sup>	t <sub>BUF</sub>	4,700		1,300		500		ns	
Start Hold Time	t <sub>HD.STA</sub>	4,000		600		250		ns	


© 2017 Microchip Technology Inc.

Parameter	Symbol		Standard Mode         Fast Mode           V <sub>CC</sub> = 1.7V to 3.6V         V <sub>CC</sub> = 1.7V to 3.6V			Fast Mo V <sub>CC</sub> = 2.5		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
Start Set-up Time	t <sub>su.sta</sub>	4,700	—	600		250	—	ns
Data In Hold Time	t <sub>HD.DAT</sub>	0		0		0		ns
Data In Set-up Time	t <sub>SU.DAT</sub>	200		100		100		ns
Inputs Rise Time <sup>(1)</sup>	t <sub>R</sub>		1,000	_	300		100	ns
Inputs Fall Time <sup>(1)</sup>	t <sub>F</sub>		300		300		100	ns
Stop Set-up Time	t <sub>su.sто</sub>	4,700		600		250		ns
Write-Protect Setup Time	t <sub>SU.WP</sub>	4,000		600		100		ns
Write-Protect Hold Time	t <sub>HD.WP</sub>	4,000		600		400		ns
Data Out Hold Time	t <sub>DH</sub>	100		50		50		ns
Write Cycle Time	t <sub>WR</sub>		5		5		5	ms

#### Note:

- 1. These parameters are determined through product characterization and are not 100% tested in production.
- 2. AC measurement conditions:
  - C<sub>L</sub>: 100 pF
  - $R_{PUP}$  (SDA bus line pull-up resistor to  $V_{CC}$ ): 1.3 k $\Omega$  (1000 kHz), 4 k $\Omega$  (400 kHz), 10 k $\Omega$  (100 kHz)
  - Input pulse voltages: 0.3 x V\_{CC} to 0.7 x V\_{CC}
  - Input rise and fall times: ≤50 ns
  - Input and output timing reference voltages: 0.5 x V<sub>CC</sub>

#### Figure 4-1. Bus Timing



### 4.5 Electrical Specifications

#### 4.5.1 Power-Up Requirements and Reset Behavior

During a power-up sequence, the V<sub>CC</sub> supplied to the AT24C16D should monotonically rise from GND to the minimum V<sub>CC</sub> level as specified in Pin Capacitance with a slew rate no faster than 0.1 V/ $\mu$ s.

#### 4.5.1.1 Device Reset

To prevent inadvertent write operations or any other spurious events from occurring during a power-up sequence, the AT24C16D includes a Power-on Reset (POR) circuit. Upon power-up, the device will not respond to any commands until the  $V_{CC}$  level crosses the internal voltage threshold ( $V_{POR}$ ) that brings the device out of Reset and into Standby mode.

The system designer must ensure the instructions are not sent to the device until the V<sub>CC</sub> supply has reached a stable value greater than or equal to the minimum V<sub>CC</sub> level. Additionally, once the V<sub>CC</sub> is greater than or equal to the minimum V<sub>CC</sub> level, the bus master must wait at least t<sub>PUP</sub> before sending the first command to the device. See Table 4-4 for the values associated with these power-up parameters.

Symbol	Parameter	Min.	Max.	Units
t <sub>PUP</sub>	Time required after $V_{CC}$ is stable before the device can accept commands.	100	_	μs
V <sub>POR</sub>	Power-on Reset Threshold Voltage.	_	1.5	V
t <sub>POFF</sub>	Minimum time at $V_{CC}$ = 0V between power cycles.	1		ms

#### Table 4-4. Power-up Conditions<sup>(1)</sup>

#### Note:

1. These parameters are characterized but they are not 100% tested in production.

If an event occurs in the system where the V<sub>CC</sub> level supplied to the AT24C16D drops below the maximum V<sub>POR</sub> level specified, it is recommended that a full power cycle sequence be performed by first driving the V<sub>CC</sub> pin to GND, waiting at least the minimum  $t_{POFF}$  time, and then performing a new power-up sequence in compliance with the requirements defined in this section.

#### 4.5.2 Pin Capacitance

#### Table 4-5. Pin Capacitance<sup>(1)</sup>

Symbol	Test Condition	Max.	Units	Conditions
C <sub>I/O</sub>	Input/Output Capacitance (SDA)	8	pF	V <sub>I/O</sub> = 0V
C <sub>IN</sub>	Input Capacitance (SCL)	6	pF	V <sub>IN</sub> = 0V

#### Note:

1. This parameter is characterized but is not 100% tested in production.

### 4.5.3 EEPROM Cell Performance Characteristics

#### Table 4-6. EEPROM Cell Performance Characteristics

Operation	Test Condition	Min.	Max.	Units
Write Endurance <sup>(1)</sup>	$T_A = 25^{\circ}C, V_{CC} \text{ (min.)} < V_{CC} < V_{CC} \text{ (max.)}$	1,000,000	—	Write Cycles

# AT24C16D

Operation	Test Condition	Min.	Max.	Units
	Byte or Page Write mode			
Data Retention <sup>(2)</sup>	$T_A = 55^{\circ}C, V_{CC} (min.) < V_{CC} < V_{CC} (max.)$	100	_	Years

#### Note:

- 1. Write endurance performance is determined through characterization and the qualification process.
- 2. The data retention capability is determined through qualification and is checked on each device in production.

### 5. Device Operation and Communication

The AT24C16D operates as a slave device and utilizes a simple I<sup>2</sup>C-compatible 2-wire digital serial interface to communicate with a host controller, commonly referred to as the bus master. The master initiates and controls all read and write operations to the slave devices on the serial bus, and both the master and the slave devices can transmit and receive data on the bus.

The serial interface is comprised of just two signal lines: Serial Clock (SCL) and Serial Data (SDA). The SCL pin is used to receive the clock signal from the master, while the bidirectional SDA pin is used to receive command and data information from the master as well as to send data back to the master. Data is always latched into the AT24C16D on the rising edge of SCL and always output from the device on the falling edge of SCL. Both the SCL and SDA pin incorporate integrated spike suppression filters and Schmitt Triggers to minimize the effects of input spikes and bus noise.

All command and data information is transferred with the Most Significant bit (MSb) first. During bus communication, one data bit is transmitted every clock cycle, and after eight bits (one byte) of data have been transferred, the receiving device must respond with either an Acknowledge (ACK) or a No-acknowledge (NACK) response bit during a ninth clock cycle (ACK/NACK clock cycle) generated by the master. Therefore, nine clock cycles are required for every one byte of data transferred. There are no unused clock cycles during any read or write operation, so there must not be any interruptions or breaks in the data stream during each data byte transfer and ACK or NACK clock cycle.

During data transfers, data on the SDA pin must only change while SCL is low, and the data must remain stable while SCL is high. If data on the SDA pin changes while SCL is high, then either a Start or a Stop condition will occur. Start and Stop conditions are used to initiate and end all serial bus communication between the master and the slave devices. The number of data bytes transferred between a Start and a Stop condition is not limited and is determined by the master. In order for the serial bus to be idle, both the SCL and SDA pins must be in the logic-high state at the same time.

### 5.1 Clock and Data Transition Requirements

The SDA pin is an open-drain terminal and therefore must be pulled high with an external pull-up resistor. SCL is an input pin which can either be driven high or pulled high using an external pull-up resistor. Data on the SDA pin may change only during SCL low time periods. Data changes during SCL high periods will indicate a Start or Stop condition as defined below. The relationship of the AC timing parameters with respect to SCL and SDA for the AT24C16D are shown in the timing waveform in Figure 4-1. The AC timing characteristics and specifications are outlined in AC Characteristics.

### 5.2 Start and Stop Conditions

#### 5.2.1 Start Condition

A Start condition occurs when there is a high-to-low transition on the SDA pin while the SCL pin is at a stable logic '1' state and will bring the device out of Standby mode. The master uses a Start condition to initiate any data transfer sequence; therefore, every command must begin with a Start condition. The device will continuously monitor the SDA and SCL pins for a Start condition but will not respond unless one is detected. Refer to Figure 5-1 for more details.

#### 5.2.2 Stop Condition

A Stop condition occurs when there is a low-to-high transition on the SDA pin while the SCL pin is stable in the logic '1' state.

The master can use the Stop condition to end a data transfer sequence with the AT24C16D which will subsequently return to Standby mode. The master can also utilize a repeated Start condition instead of a Stop condition to end the current data transfer if the master will perform another operation. Refer to Figure 5-1 for more details.

### 5.3 Acknowledge and No-Acknowledge

After every byte of data is received, the receiving device must confirm to the master that it has successfully received the data byte by responding with what is known as an Acknowledge (ACK). An ACK is accomplished by the transmitting device first releasing the SDA line at the falling edge of the eighth clock cycle followed by the receiving device responding with a logic '0' during the entire high period of the ninth clock cycle.

When the AT24C16D is transmitting data to the master, the master can indicate that it is done receiving data and wants to end the operation by sending a logic '1' response to the AT24C16D instead of an ACK response during the ninth clock cycle. This is known as a No-Acknowledge (NACK) and is accomplished by the master sending a logic '1' during the ninth clock cycle, at which point the AT24C16D will release the SDA line so the master can then generate a Stop condition.

The transmitting device, which can be the bus master or the Serial EEPROM, must release the SDA line at the falling edge of the eighth clock cycle to allow the receiving device to drive the SDA line to a logic '0' to ACK the previous 8-bit word. The receiving device must release the SDA line at the end of the ninth clock cycle to allow the transmitter to continue sending new data. A timing diagram has been provided in Figure 5-1 to better illustrate these requirements.




Figure 5-1. Start Condition, Data Transitions, Stop Condition, and Acknowledge

### 5.4 Standby Mode

The AT24C16D features a low-power Standby mode which is enabled when any one of the following occurs:


- A valid power-up sequence is performed (see Power-Up Requirements and Reset Behavior).
- A Stop condition is received by the device unless it initiates an internal write cycle (see Write Operations).
- At the completion of an internal write cycle (see Write Operations).
- An unsuccessful match of the device type identifier or hardware address in the device address byte occurs (see Device Addressing).

The bus master does not ACK the receipt of data read out from the device; instead it sends a NACK response. (see Read Operations).

#### 5.5 Software Reset

After an interruption in protocol, power loss, or system Reset, any 2-wire device can be protocol reset by clocking SCL until SDA is released by the EEPROM and goes high. The number of clock cycles until SDA is released by the EEPROM will vary. The software Reset sequence should not take more than nine dummy clock cycles. Once the software Reset sequence is complete, new protocol can be sent to the device by sending a Start condition followed by the protocol. Refer to Figure 5-2 for an illustration.

#### Figure 5-2. Software Reset



In the event that the device is still non-responsive or remains active on the SDA bus, a power cycle must be used to reset the device (see Power-Up Requirements and Reset Behavior).

### 6. Memory Organization

The AT24C16D is internally organized as 128 pages of 16 bytes each.

#### 6.1 Device Addressing

Accessing the device requires an 8-bit device address word following a Start condition to enable the device for a read or write operation. Since multiple slave devices can reside on the serial bus, each slave device must have its own unique address so the master can access each device independently.

The Most Significant four bits of the device address word is referred to as the device type identifier. The device type identifier '1010' (Ah) is required in bits 7 through 4 of the device address byte (see Table 6-1).

Following the 4-bit device type identifier in the bit 3, bit 2, and bit 1 position of the device address byte are bits A10, A9 and A8 which are the three Most Significant bits of the memory array word address. The eighth bit (bit 0) of the device address byte is the read/write operation select bit. A read operation is initiated if this bit is high, and a write operation is initiated if this bit is low. Refer to Table 6-1 to review these bit positions.

Upon the successful comparison of the device address byte, the EEPROM will return an ACK. If a valid comparison is not made, the device will NACK and return to a standby state.

Package	Dev	/ісе Тур	e Identi	fier		Significan Word Ad		Read/Write
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
All Package Types	1	0	1	0	A10	A9	A8	R/W

#### Table 6-1. Device Address Byte

For all operations except the Current Address Read, a word address byte must be transmitted to the device immediately following the device address byte. The word address byte consists of the remaining eight bits of the 11-bit memory array word address, and is used to specify which byte location in the EEPROM to start reading or writing. Refer to Table 6-2 to review these bit positions.

#### Table 6-2. Word Address Byte

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
A7	A6	A5	A4	A3	A2	A1	A0

### 7. Write Operations


All write operations for the AT24C16D begin with the master sending a Start condition, followed by a device address byte with the R/W bit set to '0', and then by the word address byte. The data value(s) to be written to the device immediately follow the word address byte.

### 7.1 Byte Write

The AT24C16D supports the writing of a single 8-bit byte. Selecting a data word in the AT24C16D requires an 11-bit word address.

Upon receipt of the proper device address and word address bytes, the EEPROM will send an Acknowledge. The device will then be ready to receive the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will respond with an ACK. The addressing device, such as a bus master, must then terminate the write operation with a Stop condition. At that time, the EEPROM will enter an internally self-timed write cycle which will be completed within  $t_{WR}$  while the data word is being programmed into the nonvolatile EEPROM. All inputs are disabled during this write cycle, and the EEPROM will not respond until the write is complete.

#### Figure 7-1. Byte Write




#### 7.2 Page Write

A page write operation allows up to 16 bytes to be written in the same write cycle, provided all bytes are in the same row of the memory array (where address bits A10 through A4 are the same). Partial page writes of less than 16 bytes are also allowed.

A page write is initiated the same way as a byte write, but the bus master does not send a Stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the bus master can transmit up to fifteen additional data words. The EEPROM will respond with an ACK after each data word is received. Once all data to be written has been sent to the device, the bus master must issue a Stop condition (see Figure 7-2) at which time the internally self-timed write cycle will begin.


The lower four bits of the word address are internally incremented following the receipt of each data word. The higher order address bits are not incremented and retain the memory page row location. Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. When the incremented word address reaches the page boundary, the address counter will roll-over to the beginning of the same page. Nevertheless, creating a roll-over event should be avoided as previously loaded data in the page could become unintentionally altered.




#### 7.3 Acknowledge Polling

An Acknowledge Polling routine can be implemented to optimize time-sensitive applications that would prefer not to wait the fixed maximum write cycle time ( $t_{WR}$ ). This method allows the application to know immediately when the Serial EEPROM write cycle has completed, so a subsequent operation can be started.

Once the internally self-timed write cycle has started, an Acknowledge Polling routine can be initiated. This involves repeatedly sending a Start condition followed by a valid device address byte with the R/W bit set set at logic '0'. The device will not respond with an ACK while the write cycle is ongoing. Once the internal write cycle has completed, the EEPROM will respond with an ACK, allowing a new read or write operation to be immediately initiated. A flowchart has been included below in Figure 7-3 to better illustrate this technique.






### 7.4 Write Cycle Timing

The length of the self-timed write cycle ( $t_{WR}$ ) is defined as the amount of time from the Stop condition that begins the internal write operation to the Start condition of the first device address byte sent to the AT24C16D that it subsequently responds to with an ACK. Figure 7-4 has been included to show this measurement. During the internally self-timed write cycle, any attempts to read from or write to the memory array will not be processed.

#### Figure 7-4. Write Cycle Timing



#### 7.5 Write Protection

The AT24C16D utilizes a hardware data protection scheme that allows the user to write-protect the entire memory contents when the WP pin is at  $V_{CC}$  (or a valid  $V_{IH}$ ). No write protection will be set if the WP pin is at GND or left floating. Since the WLCSP has no WP pin, the write protection feature is not offered on the WLCSP.


#### Table 7-1. AT24C16D Write-Protect Behavior

WP Pin Voltage	Part of the Array Protected
V <sub>CC</sub>	Full Array
GND	None — Write Protection Not Enabled

The status of the WP pin is sampled at the Stop condition for every Byte Write or Page Write command prior to the start of an internally self-timed write operation. Changing the WP pin state after the Stop condition has been sent will not alter or interrupt the execution of the write cycle. The WP pin state must be valid with respect to the associated setup ( $t_{SU:WP}$ ) and hold ( $t_{HD:WP}$ ) timing as shown in Figure 7-5 below. The WP setup time is the amount of time that the WP state must be stable before the Stop condition is issued. The WP hold time is the amount of time after the Stop condition that the WP must remain stable.

If an attempt is made to write to the device while the WP pin has been asserted, the device will acknowledge the device address, word address, and data bytes but no write cycle will occur when the Stop condition is issued, and the device will immediately be ready to accept a new Read or Write command.

#### Figure 7-5. Write-Protect Setup and Hold Timing



### 8. Read Operations

Read operations are initiated the same way as write operations with the exception that the Read/Write Select bit in the device address word must be a logic '1'. There are three read operations:


- Current Address Read
- Random Address Read
- Sequential Read

#### 8.1 Current Address Read

The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the  $V_{CC}$  is maintained to the part. The address roll-over during read is from the last byte of the last page to the first byte of the first page of the memory.


A Current Address Read operation will output data according to the location of the internal data word address counter. This is initiated with a Start condition, followed by a valid device address byte with the R/W bit set to logic '1'. The device will ACK this sequence and the current address data word is serially clocked out on the SDA line. All types of read operations will be terminated if the bus master does not respond with an ACK (it NACKs) during the ninth clock cycle, which will force the device into Standby mode. After the NACK response, the master may send a Stop condition to complete the protocol, or it can send a Start condition to begin the next sequence.

#### Figure 8-1. Current Address Read




#### 8.2 Random Read

A Random Read begins in the same way as a byte write operation does to load in a new data word address. This is known as a "dummy write" sequence; however, the data byte and the Stop condition of the byte write must be omitted to prevent the part from entering an internal write cycle. Once the device address and word address are clocked in and acknowledged by the EEPROM, the bus master must generate another Start condition. The bus master now initiates a Current Address Read by sending a Start condition, followed by a valid device address byte with the R/W bit set to logic '1'. In this second device address byte, the bit positions usually reserved for the Most Significant bits of the word address (bit 3, 2, and 1) are "don't care" bits since the address that will be read from is determined only by what was sent in the dummy write portion of the SDA line. All types of read operations will be terminated if the bus master does not respond with an ACK (it NACKs) during the ninth clock cycle, which will force the device into Standby mode. After the NACK response, the master may send a Stop condition to complete the protocol, or it can send a Start condition to begin the next sequence.



#### 8.3 Sequential Read

Sequential Reads are initiated by either a Current Address Read or a Random Read. After the bus master receives a data word, it responds with an acknowledge. As long as the EEPROM receives an ACK, it will continue to increment the word address and serially clock out sequential data words. When the maximum memory address is reached, the data word address will roll-over and the sequential read will continue from the beginning of the memory array. All types of read operations will be terminated if the bus master does not respond with an ACK (it NACKs) during the ninth clock cycle, which will force the device into Standby mode. After the NACK response, the master may send a Stop condition to complete the protocol, or it can send a Start condition to begin the next sequence.




© 2017 Microchip Technology Inc.

## 9. Device Default Condition from Microchip


The AT24C16D is delivered with the EEPROM array set to logic '1', resulting in FFh data in all locations.

### **10.** Packaging Information


### 10.1 Package Marking Information




#### 10.1.1 8P3 — 8-lead PDIP




#### 10.1.2 8S1 — 8-lead JEDEC SOIC




#### 10.1.3 8X — 8-lead TSSOP




#### 10.1.4 5TS1 — 5-lead SOT23




#### 10.1.5 8MA2 — 8-pad UDFN



#### 10.1.6 8U3-1 — 8-ball VFBGA



#### 10.1.7 4U-5 — 4-ball WLCSP



### 11. Revision History

#### Atmel Document 8906 Revision A (April 2014)

Initial release of this document.

#### Atmel Document 8906 Revision B (January 2015)

Added 100kHz timing set for reference, UDFN extended quantity option, and the figure for "System Configuration Using 2-Wire Serial EEPROMs." Updated the 8X, 8MA2, and 4U-5 package outline drawings and the ordering information section. Remove preliminary status.

#### Atmel Document 8906 Revision C (May 2015)

Updated 8S1 - JEDEC SOIC and 4U-5 - WLCSP package drawings.

#### Atmel Document 8906 Revision D (November 2015)

Added, "Since the WLCSP has no WP pin, the write protection feature is not offered on the WLCSP." Updated the 8MA2 - UDFN and 4U-5 - WLCSP package drawings.

#### Atmel Documentation 8906 Revision E (December 2016)

Part marking SOT23: Moved backside mark (YMXX) to front side line 2. Added @ = Country of Assembly.

#### Atmel Documentation 8906 Revision F (January 2017)

Updated Power-on Requirements and Reset Behavior section.

#### Revision A (October 2017)

Updated to the Microchip template. This replaces Atmel document 8906. Updated the "Software Reset" section. Added ESD rating. Removed lead finish designation. Updated trace code format in package markings.

### The Microchip Web Site

Microchip provides online support via our web site at http://www.microchip.com/. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### **Customer Change Notification Service**

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at http://www.microchip.com/. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

### Customer Support

Users of Microchip products can receive assistance through several channels:


- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://www.microchip.com/support

### **Product Identification System**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



#### Examples

Device	Package	Package Code	Shipping Carrier Option	Device Grade
AT24C16D-PUM	PDIP	8P3	Bulk (Tubes)	Industrial
AT24C16D-SSHM-T	SOIC	8S1	Tape and Reel	Temperature (-40°C to 85°C)
AT24C16D-STUM-T	SOT23	5TS1	Tape and Reel	
AT24C16D-XHM-B	TSSOP	8X	Bulk (Tubes)	
AT24C16D-MAHM-T	UDFN	8MA2	Tape and Reel	
AT24C16D-MAHM-E	UDFN		Extended Qty. Tape and Reel	
AT24C16D-CUM-T	VFBGA	8U 3-1	Tape and Reel	
AT24C16D-UUM0B-T	WLCSP	4U-5	Tape and Reel	

### Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.

- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

### Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-2272-3

### **Quality Management System Certified by DNV**

#### ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC<sup>®</sup> MCUs and dsPIC<sup>®</sup> DSCs, KEELOQ<sup>®</sup> code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# **Worldwide Sales and Service**

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Asia Pacific Office	China - Xiamen	Austria - Wels
2355 West Chandler Blvd.	Suites 3707-14, 37th Floor	Tel: 86-592-2388138	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	Tower 6, The Gateway	Fax: 86-592-2388130	Fax: 43-7242-2244-393
Tel: 480-792-7200	Harbour City, Kowloon	China - Zhuhai	Denmark - Copenhagen
Fax: 480-792-7277	Hong Kong	Tel: 86-756-3210040	Tel: 45-4450-2828
Technical Support:	Tel: 852-2943-5100	Fax: 86-756-3210049	Fax: 45-4485-2829
http://www.microchip.com/	Fax: 852-2401-3431	India - Bangalore	Finland - Espoo
support	Australia - Sydney	Tel: 91-80-3090-4444	Tel: 358-9-4520-820
Neb Address:	Tel: 61-2-9868-6733	Fax: 91-80-3090-4123	France - Paris
www.microchip.com	Fax: 61-2-9868-6755	India - New Delhi	Tel: 33-1-69-53-63-20
Atlanta	China - Beijing	Tel: 91-11-4160-8631	Fax: 33-1-69-30-90-79
Duluth, GA	Tel: 86-10-8569-7000	Fax: 91-11-4160-8632	Germany - Garching
Tel: 678-957-9614	Fax: 86-10-8528-2104	India - Pune	Tel: 49-8931-9700
Fax: 678-957-1455	China - Chengdu	Tel: 91-20-3019-1500	Germany - Haan
Austin, TX	Tel: 86-28-8665-5511	Japan - Osaka	Tel: 49-2129-3766400
Tel: 512-257-3370	Fax: 86-28-8665-7889	Tel: 81-6-6152-7160	Germany - Heilbronn
Boston	China - Chongqing	Fax: 81-6-6152-9310	Tel: 49-7131-67-3636
Westborough, MA	Tel: 86-23-8980-9588	Japan - Tokyo	Germany - Karlsruhe
Tel: 774-760-0087	Fax: 86-23-8980-9500	Tel: 81-3-6880- 3770	Tel: 49-721-625370
ax: 774-760-0088	China - Dongguan	Fax: 81-3-6880-3771	Germany - Munich
Chicago	Tel: 86-769-8702-9880	Korea - Daegu	Tel: 49-89-627-144-0
tasca, IL	China - Guangzhou	Tel: 82-53-744-4301	Fax: 49-89-627-144-44
Tel: 630-285-0071	Tel: 86-20-8755-8029	Fax: 82-53-744-4302	Germany - Rosenheim
Fax: 630-285-0075	China - Hangzhou	Korea - Seoul	Tel: 49-8031-354-560
Dallas	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Israel - Ra'anana
Addison, TX	Fax: 86-571-8792-8116	Fax: 82-2-558-5932 or	Tel: 972-9-744-7705
Tel: 972-818-7423	China - Hong Kong SAR	82-2-558-5934	Italy - Milan
Fax: 972-818-2924	Tel: 852-2943-5100	Malaysia - Kuala Lumpur	Tel: 39-0331-742611
Detroit	Fax: 852-2401-3431	Tel: 60-3-6201-9857	Fax: 39-0331-466781
Novi, MI	China - Nanjing	Fax: 60-3-6201-9859	Italy - Padova
Tel: 248-848-4000	Tel: 86-25-8473-2460	Malaysia - Penang	Tel: 39-049-7625286
Houston, TX	Fax: 86-25-8473-2470	Tel: 60-4-227-8870	Netherlands - Drunen
Tel: 281-894-5983	China - Qingdao	Fax: 60-4-227-4068	Tel: 31-416-690399
ndianapolis	Tel: 86-532-8502-7355	Philippines - Manila	Fax: 31-416-690340
Noblesville, IN	Fax: 86-532-8502-7205	Tel: 63-2-634-9065	Norway - Trondheim
Tel: 317-773-8323	China - Shanghai	Fax: 63-2-634-9069	Tel: 47-7289-7561
Fax: 317-773-5453	Tel: 86-21-3326-8000	Singapore	Poland - Warsaw
Tel: 317-536-2380	Fax: 86-21-3326-8021	Tel: 65-6334-8870	Tel: 48-22-3325737
_os Angeles	China - Shenyang	Fax: 65-6334-8850	Romania - Bucharest
Mission Viejo, CA	Tel: 86-24-2334-2829	Taiwan - Hsin Chu	Tel: 40-21-407-87-50
Tel: 949-462-9523	Fax: 86-24-2334-2393	Tel: 886-3-5778-366	Spain - Madrid
Fax: 949-462-9608	China - Shenzhen	Fax: 886-3-5770-955	Tel: 34-91-708-08-90
Tel: 951-273-7800	Tel: 86-755-8864-2200	Taiwan - Kaohsiung	Fax: 34-91-708-08-91
Raleigh, NC	Fax: 86-755-8203-1760	Tel: 886-7-213-7830	Sweden - Gothenberg
Tel: 919-844-7510	China - Wuhan	Taiwan - Taipei	Tel: 46-31-704-60-40
New York, NY	Tel: 86-27-5980-5300	Tel: 886-2-2508-8600	Sweden - Stockholm
Tel: 631-435-6000	Fax: 86-27-5980-5118	Fax: 886-2-2508-0102	Tel: 46-8-5090-4654
San Jose, CA	China - Xian	Thailand - Bangkok	UK - Wokingham
Tel: 408-735-9110	Tel: 86-29-8833-7252	Tel: 66-2-694-1351	Tel: 44-118-921-5800
Tel: 408-436-4270	Fax: 86-29-8833-7256	Fax: 66-2-694-1350	Fax: 44-118-921-5820
Canada - Toronto			
Tel: 905-695-1980			
Fax: 905-695-2078			

Datasheet