CMOS Voltage Regulator, Very Low Dropout Bias Rail, 500 mA

NCP135

The NCP135 is a 500 mA VLDO equipped with NMOS pass transistor and a separate bias supply voltage (V_{BIAS}). The device provides very stable, accurate output voltage with low noise suitable for space constrained, noise sensitive applications. In order to optimize performance for battery operated portable applications, the NCP135 features low I_Q consumption. The NCP135 is offered in WDFN6 2 mm x 2 mm package.

Features

- Input Voltage Range: 0.4 V to 5.5 V
- Bias Voltage Range: 2.5 V to 5.5 V
- Fixed Output Voltage of 0.4 V and 0.75 V
- ±1% Accuracy over Temperature, 0.5% V_{OUT} @ 25°C
- Ultra-Low Dropout: Typ. 53 mV at 500 mA
- Very Low Bias Input Current of Typ. 35 μA
- Logic Level Enable Input for ON/OFF Control
- Output Active Discharge Option Available
- Stable with a 10 µF Ceramic Capacitor
- Available in WDFN6 2 mm x 2 mm, 0.65 mm pitch Package
- This is a Pb–Free Device

Typical Applications

- Battery-powered Equipment
- Smartphones, Tablets
- Cameras, DVRs, STB and Camcorders





Figure 1. Typical Application Schematic




ON Semiconductor®

www.onsemi.com









ORDERING INFORMATION

See detailed ordering, marking and shipping information on page 10 of this data sheet.




Figure 2. Simplified Schematic Block Diagram

PIN FUNCTION DESCRIPTION

| Pin No. | Pin Name | Description |
|---------|----------|--|
| 1 | VIN | Input Voltage Supply pin |
| 2 | GND | Ground pin |
| 3 | VBIAS | Bias voltage supply for internal control circuits. This pin is monitored by internal Under-Voltage Lockout Circuit. |
| 4 | EN | Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode. |
| 5 | SNS | Output voltage Sensing Input. Connect to Output voltage node on the PCB. |
| 6 | VOUT | Regulated Output Voltage pin |
| Pad | Pad | Should be soldered to the ground plane for increased thermal performance. |

ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
|---|-----------------------------|---|------|
| Input Voltage (Note 1) | V _{IN} | –0.3 to 6 | V |
| Output Voltage | V _{OUT} | –0.3 to (V _{IN} +0.3) \leq 6 | V |
| Chip Enable, Bias and SNS Input | $V_{EN,} V_{BIAS,} V_{SNS}$ | –0.3 to 6 | V |
| Output Short Circuit Duration | t _{SC} | unlimited | s |
| Maximum Junction Temperature | Т _Ј | 125 | °C |
| Storage Temperature | T _{STG} | –55 to 150 | °C |
| ESD Capability, Human Body Model (Note 2) | ESD _{HBM} | 2000 | V |
| ESD Capability, Machine Model (Note 2) | ESD _{MM} | 200 | V |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
This device series incorporates ESD protection (except OUT pin) and is tested by the following methods:

ESD Human Body Model tested per EIA/JESD22-A114

ESD Machine Model tested per EIA/JESD22-A115

Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

THERMAL CHARACTERISTICS

| Rating | Symbol | Value | Unit |
|--|---------------|-------|------|
| Thermal Characteristics, WDFN6 2 mm x 2 mm Thermal Resistance, Junction-to-Air (Note 3) | $R_{	hetaJA}$ | 97 | °C/W |

3. This data was derived by thermal simulations based on the JEDEC JESD51 series standards methodology. Only a single device mounted at the center of a high K (2s2p) 3 in x 3 in multilayer board with 1-ounce internal planes and 1-ounce copper on top and bottom. Top copper layer has a dedicated 25 sq mm copper area.

| ELECTRICAL CHARACTERISTICS VOLTAGE VERSION – 0.4 V -40° C \leq T _J \leq 125 $^{\circ}$ C; V _{BIAS} = 2.7 V or (V _{OUT} + 1.6 V), |
|--|
| whichever is greater, V _{IN} = V _{OUT(NOM)} + 0.3 V, I _{OUT} = 1 mA, V _{EN} = 1 V, C _{IN} = 4.7 µF, C _{OUT} = 10 µF, C _{BIAS} = 1 µF, unless otherwise noted. |
| Typical values are at T _J = +25°C. Min/Max values are for $-40^{\circ}C \le T_J \le 125^{\circ}C$ unless otherwise noted. (Note 4) |

| Parameter | Test Conditions | Symbol | Min | Тур | Max | Unit |
|---|--|--------------------------|---------------------------------------|------------|------|-------------------|
| Operating Input Voltage Range | | V _{IN} | V _{OUT} + V _{DO} | | 5.5 | V |
| Operating Bias Voltage Range | | V _{BIAS} | (V _{OUT} + 1.50) ≥ 2.5 | | 5.5 | V |
| Undervoltage Lock-out | V _{BIAS} Rising Hysteresis | UVLO | | 1.6 0.2 | | V |
| Nominal Output Voltage | $T_{J} = +25^{\circ}C$ | V _{OUT(NOM)} | | 0.400 | | V |
| Output Voltage Accuracy | | V _{OUT} | | ±0.5 | | % |
| $ \begin{array}{c c} -40^{\circ}C \leq T_{J} \leq 125^{\circ}C, \ V_{OUT(NOM)} + 0.3 \ V \leq V_{IN} \\ \leq V_{OUT(NOM)} + 1.0 \ V, \ 2.7 \ V \ or \ (V_{OUT(NOM)} + 1.6 \ V), \ whichever \ is \ greater < V_{BIAS} < 5.5 \ V, \\ 1 \ mA < I_{OUT} < 500 \ mA \end{array} $ | | V _{OUT} | -1.0 | | +1.0 | % |
| V _{IN} Line Regulation | $V_{OUT(NOM)} + 0.3 \text{ V} \leq V_{IN} \leq 5.0 \text{ V}$ | Line _{Reg} | | 0.01 | | %/V |
| V _{BIAS} Line Regulation | 2.7 V or (V_{OUT(NOM)} + 1.6 V), whichever is greater < V_{BIAS} < 5.5 V | Line _{Reg} | | 0.01 | | %/V |
| Load Regulation | I _{OUT} = 1 mA to 500 mA | Load _{Reg} | | 0.5 | | mV |
| V _{IN} Dropout Voltage | I _{OUT} = 500 mA (Note 5) | V _{DO} | | 53 | 100 | mV |
| Output Current Limit V _{OUT} = 90% V _{OUT(NOM)} | | I _{CL} | 600 | 820 | 1200 | mA |
| SNS Pin Operating Current | | I _{SNS} | | 0.01 | 0.5 | μΑ |
| Bias Pin Quiescent Current | V_{BIAS} = 2.7 V, I_{OUT} = 0 mA | I _{BIASQ} | | 35 | 55 | μΑ |
| Bias Pin Disable Current | $V_{EN} \le 0.4 V$ | I _{BIAS(DIS)} | | 0.2 | 1 | μA |
| Vinput Pin Disable Current | $V_{EN} \le 0.4 V$ | I _{VIN(DIS)} | | 0.01 | 1 | μΑ |
| EN Pin Threshold Voltage | EN Input Voltage "H" | V _{EN(H)} | 0.9 | | | V |
| | EN Input Voltage "L" | V _{EN(L)} | | | 0.4 | |
| EN Pull Down Current | V _{EN} = 5.5 V | I _{EN} | | 0.3 | 1 | μA |
| Turn–On Time | From assertion of V _{EN} to V _{OUT} = 98% V _{OUT(NOM)} | t _{ON} | | 150 | | μs |
| Power Supply Rejection Ratio | V_{IN} to V_{OUT}, f = 1 kHz, I_{OUT} = 10 mA, $V_{IN} \geq V_{OUT}$ +0.5 V | PSRR(V _{IN}) | | 73 | | dB |
| | V_{BIAS} to $V_{OUT},$ f = 1 kHz, I_{OUT} = 10 mA, $V_{IN} \geq V_{OUT}$ +0.5 V | PSRR(V _{BIAS}) | | 90 | | dB |
| Output Noise Voltage | V _{IN} = V _{OUT} +0.5 V, f = 10 Hz to 100 kHz | V _N | | 28.7 | 1 | μV _{RMS} |
| Thermal Shutdown | Temperature increasing | | | 160 | | °C |
| Threshold | Temperature decreasing | | | 140 | 1 | 1 |
| Output Discharge Pull–Down | V_{EN} \leq 0.4 V, V_{OUT} = 0.4 V, NCP135A options only | R _{DISCH} | | 150 | | Ω |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at T_A = 25°C. Low duty cycle pulse techniques are used during the testing to maintain the junction temperature as close to ambient as possible.
Dropout voltage is characterized when V_{OUT} falls 3% below V_{OUT(NOM)}.

| ELECTRICAL CHARACTERISTICS VOLTAGE VERSION – 0.75 V –40°C \leq T _J \leq 125°C; V _{BIAS} = 2.7 V or (V _{OUT} + 1.6 V), |
|--|
| whichever is greater, V _{IN} = V _{OUT(NOM)} + 0.3 V, I _{OUT} = 1 mA, V _{EN} = 1 V, C _{IN} = 4.7 µF, C _{OUT} = 10 µF, C _{BIAS} = 1 µF, unless otherwise noted. |
| Typical values are at T _J = +25°C. Min/Max values are for $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ unless otherwise noted. (Note 6) |


| Parameter | Test Conditions | Symbol | Min | Тур | Max | Unit | |
|-----------------------------------|--|--------------------------|---------------------------------------|------------|------|---------------|--|
| Operating Input Voltage Range | | V _{IN} | V _{OUT} + V _{DO} | | 5.5 | V | |
| Operating Bias Voltage Range | | V _{BIAS} | (V _{OUT} + 1.50) ≥ 2.5 | | 5.5 | V | |
| Undervoltage Lock-out | V _{BIAS} Rising Hysteresis | UVLO | | 1.6 0.2 | | V | |
| Nominal Output Voltage | $T_{J} = +25^{\circ}C$ | V _{OUT(NOM)} | | 0.750 | | V | |
| Output Voltage Accuracy | | V _{OUT} | | ±0.5 | | % | |
| Output Voltage Accuracy | $\begin{array}{l} -40^{\circ}C \leq T_{J} \leq 125^{\circ}C, \ V_{OUT(NOM)} + 0.3 \ V \leq V_{IN} \\ \leq V_{OUT(NOM)} + 1.0 \ V, \ 2.7 \ V \ or \ (V_{OUT(NOM)} + \\ 1.6 \ V), \ whichever \ is \ greater < V_{BIAS} < 5.5 \ V, \\ 1 \ mA < I_{OUT} < 500 \ mA \end{array}$ | V _{OUT} | -1.0 | | +1.0 | % | |
| V _{IN} Line Regulation | $V_{OUT(NOM)}$ + 0.3 V \leq V _{IN} \leq 5.0 V | Line _{Reg} | | 0.01 | | %/V | |
| V _{BIAS} Line Regulation | 2.7 V or (V_{OUT(NOM)} + 1.6 V), whichever is greater < V_{BIAS} < 5.5 V | Line _{Reg} | | 0.01 | | %/V | |
| Load Regulation | I _{OUT} = 1 mA to 500 mA | Load _{Reg} | | 0.5 | | mV | |
| V _{IN} Dropout Voltage | I _{OUT} = 500 mA (Note 7) | V _{DO} | | 52 | 100 | mV | |
| Output Current Limit | put Current Limit V _{OUT} = 90% V _{OUT(NOM)} | | 600 | 820 | 1200 | mA | |
| SNS Pin Operating Current | | I _{SNS} | | 0.01 | 0.5 | μΑ | |
| Bias Pin Quiescent Current | V _{BIAS} = 2.7 V, I _{OUT} = 0 mA | IBIASQ | | 35 | 55 | μΑ | |
| Bias Pin Disable Current | $V_{EN} \le 0.4 V$ | I _{BIAS(DIS)} | | 0.2 | 1 | μA | |
| Vinput Pin Disable Current | $V_{EN} \le 0.4 V$ | I _{VIN(DIS)} | | 0.01 | 1 | μΑ | |
| EN Pin Threshold Voltage | EN Input Voltage "H" | V _{EN(H)} | 0.9 | | | V | |
| | EN Input Voltage "L" | V _{EN(L)} | | | 0.4 | | |
| EN Pull Down Current | V _{EN} = 5.5 V | I _{EN} | | 0.3 | 1 | μΑ | |
| Turn-On Time | From assertion of V _{EN} to V _{OUT} = 98% V _{OUT(NOM)} | t _{ON} | | 198 | | μs | |
| Power Supply Rejection Ratio | V_{IN} to V_{OUT}, f = 1 kHz, I_{OUT} = 10 mA, $V_{IN} \ge V_{OUT}$ +0.5 V | PSRR(V _{IN}) | | 73 | | dB | |
| | V_{BIAS} to $V_{OUT},$ f = 1 kHz, I_{OUT} = 10 mA, $V_{IN} \geq V_{OUT}$ +0.5 V | PSRR(V _{BIAS}) | | 100 | | dB | |
| Output Noise Voltage | V _{IN} = V _{OUT} +0.5 V, f = 10 Hz to 100 kHz | V _N | | 35.3 | | μV_{RMS} | |
| Thermal Shutdown | Temperature increasing | | | 160 | | °C | |
| Threshold | Temperature decreasing | | | 140 | | 1 | |
| Output Discharge Pull-Down | V_{EN} \leq 0.4 V, V_{OUT} = 0.4 V, NCP135A options only | R _{DISCH} | | 150 | | Ω | |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at T_A = 25°C. Low duty cycle pulse techniques are used during the testing to maintain the junction temperature as close to ambient as possible.
Dropout voltage is characterized when V_{OUT} falls 3% below V_{OUT(NOM)}.


TYPICAL CHARACTERISTICS

At $T_J = +25^{\circ}$ C, $V_{IN} = V_{OUT(NOM)} + 0.3$ V, $V_{BIAS} = 2.7$ V, $V_{EN} = 1.0$ V, $V_{OUT(NOM)} = 0.4$ V, $I_{OUT} = 500$ mA, $C_{IN} = 1 \mu$ F, $C_{BIAS} = 0.1 \mu$ F, and $C_{OUT} = 10 \mu$ F (effective capacitance value), unless otherwise noted.




TYPICAL CHARACTERISTICS

At $T_J = +25^{\circ}C$, $V_{IN} = V_{OUT(NOM)} + 0.3 \text{ V}$, $V_{BIAS} = 2.7 \text{ V}$, $V_{EN} = 1.0 \text{ V}$, $V_{OUT(NOM)} = 0.4 \text{ V}$, $I_{OUT} = 500 \text{ mA}$, $C_{IN} = 1 \mu$ F, $C_{BIAS} = 0.1 \mu$ F, and $C_{OUT} = 10 \mu$ F (effective capacitance value), unless otherwise noted.



TYPICAL CHARACTERISTICS

 $\begin{array}{l} \text{At } T_J = +25^\circ\text{C}, \ V_{IN} = V_{OUT(NOM)} + 0.3 \ \text{V}, \ V_{BIAS} = 2.7 \ \text{V}, \ V_{EN} = 1.0 \ \text{V}, \ V_{OUT(NOM)} = 0.4 \ \text{V}, \ I_{OUT} = 500 \ \text{mA}, \\ C_{IN} = 1 \ \mu\text{F}, \ C_{BIAS} = 0.1 \ \mu\text{F}, \ \text{and} \ C_{OUT} = 10 \ \mu\text{F} \ (\text{effective capacitance value}), \ \text{unless otherwise noted}. \end{array}$



TYPICAL CHARACTERISTICS

At $T_J = +25^{\circ}$ C, $V_{IN} = V_{OUT(NOM)} + 0.3$ V, $V_{BIAS} = 2.7$ V, $V_{EN} = 1.0$ V, $V_{OUT(NOM)} = 0.4$ V, $I_{OUT} = 500$ mA, $C_{IN} = 1 \mu$ F, $C_{BIAS} = 0.1 \mu$ F, and $C_{OUT} = 10 \mu$ F (effective capacitance value), unless otherwise noted.





Figure 19. Output Voltage Noise Spectral Density at NCP135AMT040TBG



Density at NCP135AMT040TBG

| | | RMS Output Noise Voltage (μ V) | | |
|--------|------------------|-------------------------------------|------------------|--|
| IOUT | C _{OUT} | 10 Hz – 100 kHz | 100 Hz – 100 kHz | |
| 1 mA | 10 μF | 28.67 | 27.54 | |
| 1 mA | 22 μF | 28.19 | 27.28 | |
| 10 mA | 22 μF | 36.23 | 35.49 | |
| 100 mA | 22 μF | 45.44 | 44.87 | |
| 500 mA | 22 μF | 54.54 | 54.04 | |

| | | RMS Output Noise Voltage (μ V) | | |
|--------|------------------|-------------------------------------|------------------|--|
| IOUT | C _{OUT} | 10 Hz – 100 kHz | 100 Hz – 100 kHz | |
| 1 mA | 10 μF | 35.34 | 34.22 | |
| 1 mA | 22 μF | 33.39 | 32.22 | |
| 10 mA | 22 μF | 41.85 | 40.91 | |
| 100 mA | 22 μF | 51.70 | 50.98 | |
| 500 mA | 22 μF | 59.78 | 59.16 | |

APPLICATIONS INFORMATION

The NCP135 dual-rail very low dropout voltage regulator is using NMOS pass transistor for output voltage regulation from V_{IN} voltage. All the low current internal control circuitry is powered from the V_{BIAS} voltage.

The use of an NMOS pass transistor offers several advantages in applications. Unlike PMOS topology devices, the output capacitor has reduced impact on loop stability. V_{IN} to V_{OUT} operating voltage difference can be very low compared with standard PMOS regulators in very low Vin applications.

When enabled from Enable (EN) input, the NCP135 offers smooth monotonic start-up. The controlled voltage rising limits the inrush current.

The Enable (EN) input is equipped with internal hysteresis.

Dropout Voltage

The V_{IN} Dropout voltage is the voltage difference (V_{IN} – V_{OUT}) when V_{OUT} starts to decrease by percent specified in the Electrical Characteristics table with the V_{IN} voltage decreasing. V_{BIAS} is high enough; specific value is published in the Electrical Characteristics table.

Input and Output Capacitors

The device is designed to be stable for ceramic output capacitors with Effective capacitance in the range from 10 μ F to 22 μ F. The device is also stable with multiple capacitors in parallel, having the total effective capacitance in the specified range.

In applications where no low input supplies impedance available (PCB inductance in V_{IN} and/or V_{BIAS} inputs as example), the recommended $C_{IN} = 1 \,\mu\text{F}$ and $C_{BIAS} = 0.1 \,\mu\text{F}$ or greater. Ceramic capacitors are recommended. For the best performance all the capacitors should be connected to the NCP135 respective pins directly in the device PCB copper layer, not through vias having not negligible impedance.

When using small ceramic capacitor, their capacitance is not constant but varies with applied DC biasing voltage, temperature and tolerance. The effective capacitance can be much lower than their nominal capacitance value, most importantly in negative temperatures and higher LDO output voltages. That is why the recommended Output capacitor capacitance value is specified as Effective value in the specific application conditions.

Enable Operation

The enable pin will turn the regulator on or off. The threshold limits are covered in the electrical characteristics table in this data sheet. If the enable function is not to be used then the pin should be connected to V_{IN} or V_{BIAS} .

Current Limitation

The internal Current Limitation circuitry allows the device to supply the full nominal current and surges but protects the device against Current Overload or Short.

Thermal Protection

Internal thermal shutdown (TSD) circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When TSD activated, the regulator output turns off. When cooling down under the low temperature threshold, device output is activated again. This TSD feature is provided to prevent failures from accidental overheating.

Activation of the thermal protection circuit indicates excessive power dissipation or inadequate heatsinking. For reliable operation, junction temperature should be limited to $+125^{\circ}$ C maximum.

ORDERING INFORMATION

| Device | Marking | Option | Package | Shipping [†] |
|-----------------|---------|-------------------------|--------------------|-----------------------|
| NCP135AMT040TBG | KA | Output Active Discharge | | |
| NCP135BMT040TBG | KC | Non-Active Discharge | WDFN6 (Pb–Free) | 3000 / Tape & Reel |
| NCP135AMT075TBG | KG | Output Active Discharge | · · · · · · | |


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

To order other package and voltage variants, please contact your ON Semiconductor sales representative

PACKAGE DIMENSIONS

WDFN6 2x2, 0.65P CASE 511BR

ISSUE B



 DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.


CONTROLLING DIMENSION: MILLIMETERS.
DIMENSION 6 APPLIES TO PLATED TERMINAL AND
IS MEASURED BETWEEN 0.15 AND 0.25 mm FROM
THE TERMINAL THE

IS MEASURED BETWEEN 0.13 AND 0.23 MINITARY THE TERMINAL TIP. 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

5. FOR DEVICES CONTAINING WETTABLE FLANK OPTION, DETAIL A ALTERNATE CONSTRUCTION A-2 AND DETAIL B ALTERNATE CONSTRUCTION B-2 ARE NOT APPLICABLE.

| | MILLIMETERS | | | |
|-----|-------------|------|--|--|
| DIM | MIN MAX | | | |
| Α | 0.70 | 0.80 | | |
| A1 | 0.00 | 0.05 | | |
| A3 | 0.20 | REF | | |
| b | 0.25 | 0.35 | | |
| D | 2.00 | BSC | | |
| D2 | 1.50 | 1.70 | | |
| E | 2.00 | BSC | | |
| E2 | 0.90 | 1.10 | | |
| е | 0.65 BSC | | | |
| L | 0.20 | 0.40 | | |
| L1 | | 0.15 | | |

RECOMMENDED MOUNTING FOOTPRINT



DIMENSIONS: MILLIMETERS

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves having and should support should be specificated with such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and i

PUBLICATION ORDERING INFORMATION

BOTTOM VIEW

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative