

General Purpose, 16-Bit Flash Microcontrollers with XLP Technology Data Sheet

Analog Peripheral Features

- Up to Two 8-Bit Digital-to-Analog Converters (DACs):
 - Soft Reset disable function allows DAC to retain its output value through non-VDD Resets
 - Support for Idle mode
 - Support for left and right justified input data
- Two Operational Amplifiers (Op Amps):
 - Differential inputs
 - Selectable power/speed levels:
 - Low power/low speed
 - High power/high speed
- Up to 22-Channel, 10/12-Bit Analog-to-Digital Converter:
 - 100k samples/second at 12-bit conversion rate (single Sample-and-Hold)
 - Auto-scan with Threshold Detect
 - Can operate during Sleep
 - Dedicated band gap reference and temperature sensor input
- Up to Three Rail-to-Rail Analog Comparators:
 - Programmable reference voltage for comparators
 - Band gap reference input
 - Flexible input multiplexing
 - Low-power or high-speed selection options
- Charge Time Measurement Unit (CTMU):
 - Capacitive measurement, up to 22 channels
 - Time measurement down to 200 ps resolution
 - Up to 16 external Trigger pairs
- Internal Temperature Sensor with Dedicated A/D Converter Input

High-Performance RISC CPU

- Modified Harvard Architecture
- Operating Speed:
 - DC 32 MHz clock input
 - 16 MIPS at 32 MHz clock input
- 8 MHz Internal Oscillator:
 - 4x PLL option
 - Multiple clock divide options
 - Fast start-up
- 17-Bit x 17-Bit Single-Cycle Hardware Fractional/Integer Multiplier
- 32-Bit by 16-Bit Hardware Divider
- 16 x 16-Bit Working Register Array
- · C Compiler Optimized Instruction Set Architecture
- 24-Bit-Wide Instructions
- 16-Bit-Wide Data Path
- Linear Program Memory Addressing, up to 6 Mbytes
- Linear Data Memory Addressing, up to 64 Kbytes
- Two Address Generation Units (AGUs) for Separate Read and Write Addressing of Data Memory

Multiple/Single Capture Compare Peripheral (MCCP/SCCP) Features

- 16 or 32-Bit Time Base
- 16 or 32-Bit Capture:
 - 4-deep capture buffer
- 16 or 32-Bit Compare:
 - Single Edge Compare modes
 - Dual Edge Compare/PWM modes
 - Center-Aligned Compare mode
 - Variable Frequency Pulse mode
- Single Output Steerable mode (MCCP only)
- Brush DC Forward and Reverse modes (MCCP only)
- Half-Bridge with Dead-Time Delay (MCCP only)
- Push-Pull PWM mode (MCCP only)
- Auto-Shutdown with Programmable Source and Shutdown State
- · Programmable Output Polarity

		N	lemory	1						Pe	riphe	rals					
Device	Pins	Flash Program (bytes)	SRAM (bytes)	EE Data (bytes)	Voltage Range (V)	16-Bit Timer	16-Bit MCCP/SCCP	MSSP	UART	12-Bit A/D Channels	8-Bit DAC	Op Amp	Comparators	CTMU	RTCC	CLC	ICD BRKPT
5V Devices																	
PIC24FV16KM204	44	16K	2K	512	2.0-5.5	1	3/2	2	2	22	2	2	3	Yes	Yes	2	3
PIC24FV16KM202	28	16K	2K	512	2.0-5.5	1	3/2	2	2	19	2	2	3	Yes	Yes	2	3
PIC24FV08KM204	44	8K	2K	512	2.0-5.5	1	3/2	2	2	22	2	2	3	Yes	Yes	2	3
PIC24FV08KM202	28	8K	2K	512	2.0-5.5	1	3/2	2	2	19	2	2	3	Yes	Yes	2	3
PIC24FV16KM104	44	16K	1K	512	2.0-5.5	1	1/1	1	1	22	—	_	1	Yes	_	1	3
PIC24FV16KM102	28	16K	1K	512	2.0-5.5	1	1/1	1	1	19	_	_	1	Yes	_	1	3
PIC24FV08KM102	28	8K	1K	512	2.0-5.5	1	1/1	1	1	19	_	_	1	Yes	_	1	3
PIC24FV08KM101	20	8K	1K	512	2.0-5.5	1	1/1	1	1	16	_	-	1	Yes	_	1	3
						3V	Devic	es									
PIC24F16KM204	44	16K	2K	512	1.8-3.6	1	3/2	2	2	22	2	2	3	Yes	Yes	2	3
PIC24F16KM202	28	16K	2K	512	1.8-3.6	1	3/2	2	2	19	2	2	3	Yes	Yes	2	3
PIC24F08KM204	44	8K	2K	512	1.8-3.6	1	3/2	2	2	22	2	2	3	Yes	Yes	2	3
PIC24F08KM202	28	8K	2K	512	1.8-3.6	1	3/2	2	2	19	2	2	3	Yes	Yes	2	3
PIC24F16KM104	44	16K	1K	512	1.8-3.6	1	1/1	1	1	22	_	—	1	Yes	—	1	3
PIC24F16KM102	28	16K	1K	512	1.8-3.6	1	1/1	1	1	19	_	_	1	Yes	_	1	3
PIC24F08KM102	28	8K	1K	512	1.8-3.6	1	1/1	1	1	19	—	—	1	Yes	—	1	3
PIC24F08KM101	20	8K	1K	512	1.8-3.6	1	1/1	1	1	16			1	Yes	_	1	3

Peripheral Features

- High-Current Sink/Source, 18 mA/18 mA All Ports
- Independent Ultra Low-Power, 32 kHz Timer Oscillator
- Up to Two Master Synchronous Serial Ports (MSSPs) with SPI and I²C™ modes:

In SPI mode:

- User-configurable SCKx and SDOx pin outputs
- Daisy-chaining of SPI slave devices

In I²C mode:

- Serial clock synchronization (clock stretching)
- Bus collision detection and will arbitrate accordingly
- Support for 16-bit read/write interface
- Up to Two Enhanced Addressable UARTs:
 - LIN/J2602 bus support (auto-wake-up, Auto-Baud Detect, Break character support)
 - High and low speed (SCI)
 - IrDA[®] mode (hardware encoder/decoder function)
- Two External Interrupt Pins
- Hardware Real-Time Clock and Calendar (RTCC)
- Configurable Reference Clock Output (REFO)
- Two Configurable Logic Cells (CLC)
- Up to Two Single Output Capture/Compare/PWM (SCCP) modules and up to Three Multiple Output Capture/Compare/PWM (MCCP) modules

Special Microcontroller Features

- Wide Operating Voltage Range Options:
 - 1.8V to 3.6V (PIC24F devices)
 - 2.0V to 5.0V (PIC24FV devices)
- Selectable Power Management modes:
 - Idle: CPU shuts down, allowing for significant power reduction
 - Sleep: CPU and peripherals shut down for substantial power reduction and fast wake-up
 - Retention Sleep mode: PIC24FV devices can enter Sleep mode, employing the Retention Regulator, further reducing power consumption
 - Doze: CPU can run at a lower frequency than peripherals, a user-programmable feature
 - Alternate Clock modes allow on-the-fly switching to a lower clock speed for selective power reduction
- · Fail-Safe Clock Monitor:
 - Detects clock failure and switches to on-chip, low-power RC Oscillator
- Ultra Low-Power Wake-up Pin Provides an External Trigger for Wake from Sleep
- 10,000 Erase/Write Cycle Endurance Flash Program Memory, Typical
- 100,000 Erase/Write Cycle Endurance Data EEPROM, Typical
- Flash and Data EEPROM Data Retention: 20 Years Minimum
- Self-Programmable under Software Control
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its Own On-Chip RC Oscillator for Reliable Operation
- On-Chip Regulator for 5V Operation
- Selectable Windowed WDT Feature
- Selectable Oscillator Options including:
 4x Phase Locked Loop (PLL)
- 8 MHz (FRC) Internal RC Oscillator:
 - HS/EC, High-Speed Crystal/Resonator Oscillator or External Clock
- In-Circuit Serial Programming™ (ICSP™) and In-Circuit Emulation (ICE) via Two Pins
- In-Circuit Debugging
- Programmable High/Low-Voltage Detect (HLVD) module
- Programmable Brown-out Reset (BOR):
 - Software enable feature
 - Configurable shutdown in Sleep
 - Auto-configures power mode and sensitivity based on device operating speed
 - LPBOR available for re-arming of the POR

Pin Diagrams

20-Pin PDIP/SSOP/SOIC	RA5 1 20 VDD RA0 2 19 VSs RA1 3 18 RB15 RB0 4 17 RB14 RB1 5 RB12 RA2 6 9 16 RA3 8 20 15 RB4 9 12 RB8 RA4 10 11 RB7
-----------------------	--

Dia		Pin Features			
Pin	PIC24F08KM101	PIC24FVKM08KM101			
1	MCLR/Vpp/RA5				
2	PGEC2/CVREF+/VREF+/AN0/CN2/RA0				
3	PGED2/CVREF-/VREF-/AN1/CN3/RA1				
4	PGED1/AN2/CTCMP/ULPWU/C1IND/OC2A/CN4/RB0				
5	PGEC1/AN3/C1INC/CTED12/CN5/RB1				
6	AN4/U1RX/TCKIB/CTED13/CN6/RB2				
7	OSCI/CLKI/AN13/C1INB/CN30/RA2				
8	OSCO/CLKO/AN14/C1INA/CN29/RA3				
9	PGED3/SOSCI/AN15/CLCINA/CN1/RB4				
10	PGEC3/SOSCO/SCLKI/AN16/PWRLCLK/CLCINB/CN0/	RA4			
11	AN19/U1TX/CTED1/INT0/CN23/RB7	AN19/U1TX/IC1/OC1A/CTED1/INT0/CN23/RB7			
12	AN20/SCL1/U1CTS/OC1B/CTED10/CN22/RB8				
13	AN21/SDA1/T1CK/U1RTS/U1BCLK/IC2/CLC10/CTED4	/CN21/RB9			
14	IC1/OC1A/INT2/CN8/RA6	VCAP OR VDDCORE			
15	AN12/HLVDIN/SCK1/OC1C/CTED2/CN14/RB12	AN12/HLVDIN/SCK1/OC1C/CTED2/INT2/CN14/RB12			
16	AN11/SDO1/OCFB/OC1D/CTPLS/CN13/RB13				
17	CVREF/AN10/SDI1/C1OUT/OCFA/CTED5/INT1/CN12/RE	814			
18	AN9/REFO/SS1/TCKIA/CTED6/CN11/RB15				
19	Vss/AVss				
20	Vdd/AVdd				

Pin Diagrams (Continued)

	20-Pin QFN $\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Dia	Pin Features
Pin	PIC24F08KM101 PIC24FV08KM101
1	PGED1/AN2/CTCMP/ULPWU/C1IND/OC2A/CN4/RB0
2	PGEC1/AN3/C1INC/CTED12/CN5/RB1
3	AN4/U1RX/TCKIB/CTED13/CN6/RB2
4	OSCI/CLKI/AN13/C1INB/CN30/RA2
5	OSCO/CLKO/AN14/C1INA/CN29/RA3
6	PGED3/SOSCI/AN15/CLCINA/CN1/RB4
7	PGEC3/SOSCO/SCLKI/AN16/PWRLCLK/CLCINB/CN0/RA4
8	AN19/U1TX/CTED1/INT0/CN23/RB7 AN19/U1TX/IC1/OC1A/CTED1/INT0/CN23/RB7
9	AN20/SCL1/UICTS/OC1B/CTED10/CN22/RB8
10	AN21/SDA1/T1CK/U1RTS/U1BCLK/IC2/CLC10/CTED4/CN21/RB9
11	IC1/OC1A/INT2/CN8/RA6 VCAP OR VDDCORE
12	AN12/HLVDIN/SCK1/OC1C/CTED2/CN14/RB12 AN12/HLVDIN/SCK1/OC1C/CTED2/INT2/CN14/RB12
13	AN11/SDO1/OCFB/OC1D/CTPLS/CN13/RB13
14	CVREF/AN10/SDI1/C1OUT/OCFA/CTED5/INT1/CN12/RB14
15	AN9/REFO/SS1/TCKIA/CTED6/CN11/RB15
16	Vss/AVss
17	Vdd/AVdd
18	MCLR/Vpp/RA5
19	PGEC2/CVREF+ /VREF+/AN0/CN2/RA0
20	PGED2/CVReF-/VReF-/AN1/CN3/RA1

Pin Diagrams (Continued)

28-1	RA0 2 21 RA1 3 24 RB0 4 0 24 RB0 4 0 24 RB1 1 3 24 RB2 6 3 24 RB3 7 9 22 RA3 10 14 24 RA2 9 4 22 RA3 10 10 14 RA4 11 11 11 RA4 12 11 14 NDD 13 16	B AVDD 7 AVss 6 RB15 5 RB14 4 RB13 3 RB12 2 RB11 1 RB10 0 RA6 or VDDCORE 9 RA7 8 RB9 7 RB8 6 RB7 5 RB6					
Pin	Pin Fe	atures					
	PIC24FXXKMX02	PIC24FVXXKMX02					
1	MCLR/Vpp/RA5						
2	CVREF+/VREF+/DAC1REF+/AN0/C3INC/CN2/RA0						
3	CVREF-/VREF-/AN1/CN3/RA1	CVREF-/VREF-/AN1/RA1					
4	PGED1/AN2/CTCMP/ULPWU/C1IND/C2INB/C3IND/U2TX/CN4/F	RBO					
5	PGEC1/OA1INA/OA2INA/AN3/C1INC/C2INA/U2RX/CTED12/CN5/RB1						
6	OA1INB/OA2INB/AN4/C1INB/C2IND/SDA2/U1RX/TCKIB/CTED13/CN6/RB2						
7	OA1OUT/AN5/C1INA/C2INC/SCL2/CN7/RB3						
8	Vss						
9	OSCI/CLKI/AN13/CN30/RA2						
10	OSCO/CLKO/AN14/CN29/RA3						
11	SOSCI/AN15/U2RTS/U2BCLK/CN1/RB4						
12	SOSCO/SCLKI/AN16/PWRLCLK/U2CTS/CN0/RA4						
13	VDD						
14	PGED3/AN17/ASDA1/SCK2/IC4/OC1E/CLCINA/CN27/RB5						
15	PGEC3/AN18/ASCL1/SDO2/IC5/OC1F/CLCINB/CN24/RB6						
16	AN19/U1TX/INT0/CN23/RB7	AN19/U1TX/C2OUT/OC1A/INT0/CN23/RB7					
17	AN20/SCL1/U1CTS/C3OUT/OC1B/CTED10/CN22/RB8						
18	AN21/SDA1/T1CK/U1RTS/U1BCLK/IC2/OC4/CLC10/CTED4/CN	121/RB9					
19	SDI2/IC1/OC5/CLC2O/CTED3/CN9/RA7						
20	C2OUT/OC1A/CTED1/INT2/CN8/RA6	VCAP OR VDDCORE					
21	PGED2/SDI1/OC3A/OC1C/CTED11/CN16/RB10						
22	PGEC2/SCK1/OC2A/CTED9/CN15/RB11						
23	DAC1OUT/AN12/HLVDIN/SS2/IC3/OC2B/CTED2/CN14/RB12	DAC1OUT/AN12/HLVDIN/SS2/IC3/OC2B/CTED2/INT2/CN14/ RB12					
24	OA1INC/OA2INC/AN11/SDO1/OCFB/OC3B/OC1D/CTPLS/CN13	/RB13					
25	DAC2OUT/CVREF/OA1IND/OA2IND/AN10/C3INB/RTCC/C1OUT/	/OCFA/CTED5/INT1/CN12/RB14					
26	DAC2REF+/OA2OUT/AN9/C3INA/REFO/SS1/TCKIA/CTED6/CN	11/RB15					
27	Vss/AVss						
28	Vdd/AVdd						

Legend: Values in red indicate pin function differences between PIC24F(V)XXKM202 and PIC24F(V)XXKM102 devices.

Pin Diagrams (Continued)

	28-Pin QFN ⁽¹⁾ SA V DD V A V V V V V V V V V V V V V V V V V V	4
		х Т
	28 27 26 25 24 23 2	22
	RB0 1 ● RB1 2	21 RB13 20 RB12
	RB2 3 PIC24F16KMX0	
	RB3 4	18 RB10
	Vss 5 RA2 6	17 RA6 OR VDDCORE 16 RA7
	RA3 7	15 RB9
	8 9 10 11 12 13 1	4
	RB4 VDD VDD RB5 RB7 RB7 RB7 RB7 RB7 RB7 RB7 RB7 RB7 RB7	a n
	<u> </u>	r
Pin	Pin Features	Pin Features
	PIC24FXXKMX02	PIC24FVXXKMX02
1	PGED1/AN2/CTCMP/ULPWU/C1IND/C2INB/C3IND/U2TX/CN4/I	RB0
2	PGEC1/OA1INA/OA2INA/AN3/C1INC/C2INA/U2RX/CTED12/CN	15/RB1
3	OA1INB/OA2INB/AN4/C1INB/C2IND/SDA2/U1RX/TCKIB/CTED1	13/CN6/RB2
4	OA1OUT/AN5/C1INA/C2INC/SCL2/CN7/RB3	
5	Vss	
6	OSCI/CLKI/AN13/CN30/RA2	
7	OSCO/CLKO/AN14/CN29/RA3	
8	SOSCI/AN15/U2RTS/U2BCLK/CN1/RB4	
9	SOSCO/SCLKI/AN16/PWRLCLK/U2CTS/CN0/RA4	
10	VDD	
11	PGED3/AN17/ASDA1/ <mark>SCK2/IC4/</mark> OC1E/CLCINA/CN27/RB5	
12	PGEC3/AN18/ASCL1/SDO2/IC5/OC1F/CLCINB/CN24/RB6	T
13	AN19/U1TX/INT0/CN23/RB7	AN19/U1TX/C2OUT/OC1A/INT0/CN23/RB7
14	AN20/SCL1/U1CTS/C3OUT/OC1B/CTED10/CN22/RB8	
15	AN21/SDA1/T1CK/U1RTS/U1BCLK/IC2/OC4/CLC10/CTED4/CN	N21/RB9
16	SDI2/IC1/OC5/CLC2O/CTED3/CN9/RA7	
17	C2OUT/OC1A/CTED1/INT2/CN8/RA6	VDDCORE/VCAP
18	PGED2/SDI1/OC3A/OC1C/CTED11/CN16/RB10	
19	PGEC2/SCK1/OC2A/CTED9/CN15/RB11	
20	DAC1OUT/AN12/HLVDIN/SS2/IC3/OC2B/CTED2/CN14/RB12	DAC1OUT/AN12/HLVDIN/SS2/IC3/OC2B/CTED2/INT2/CN14/RB12
21	OA1INC/OA2INC/AN11/SDO1/OCFB/OC3B/OC1D/CTPLS/CN13	
22	DAC2OUT/CVREF/OA1IND/OA2IND/AN10/C3INB/RTCC/C1OUT	
23	DAC2REF+/OA2OUT/AN9/C3INA/REFO/SS1/TCKIA/CTED6/CN	V11/RB15
24	Vss	
25		
26	MCLR/Vpp/RA5	
27	CVREF+/VREF+/DAC1REF+/AN0/C3INC/CN2/RA0 CVREF-/VREF-/AN1/CN3/RA1	CVREF+/VREF+/DAC1REF+/AN0/C3INC/CTED1/CN2/RA0
28		

Note 1: Exposed pad on underside of device is connected to Vss.

Pin Diagrams (Continued)

Г

Λ	l4-Pin TQFP/QFN ⁽¹⁾	Pin	Pin Features					
-			PIC24FXXKMX04	PIC24FVXXKMX04				
0	0 N (0 10 o (0 10 7 0 0 7	1	AN21/SDA1/T1CK/U1RTS/U1BCLK/IC2/OC4	/CLC10/CTED4/CN21/RB9				
	RB7 RB7 RB5 RB5 RB5 RB5 RB5 RB5 RB5 RB5 RB5 RB5	2	U1RX/ <mark>OC2C</mark> /CN18/RC6					
	8 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	3	U1TX/OC2D/CN17/RC7					
RB9 1	33 RB4	4	OC2E/CN20/RC8					
RC6 2	321 RA8	5	IC4/OC2F/CTED7/CN19/RC9					
RC7 3 RC8 4	31 RA3 30 RA2	6	IC1/OC5/CLC2O/CTED3/CN9/RA7					
RC9 5	PIC24FXXKMX04 29 Vss	7	C2OUT/OC1A/CTED1/INT2/CN8/RA6	VCAP or VDDCORE				
RA7 6 RA6 7	28 VDD 27 RC2	8	PGED2/SDI1/OC1C/CTED11/CN16/RB10					
RB10 8	27 RC2 26 RC1	9	PGEC2/SCK1/OC2A/CTED9/CN15/RB11					
RB11 9 RB12 10	25 RC0 24 RB3	10	DAC1OUT/AN12/HLVDIN/OC2B/CTED2/ CN14/RB12	DAC1OUT/AN12/HLVDIN/OC2B/CTED2/INT2 CN14/RB12				
RB13 11	23 RB2	11	OA1INC/OA2INC/AN11/SDO1/OC1D/CTPLS/	/CN13/RB13				
		12	IC5/OC3A/CN35/RA10					
2 A 11	RAC RAC RAC RAC RAC RAC RAC RAC RAC RAC	13	IC3/OC3B/CTED8/CN36/RA11					
RA10 RA11 RA11 RB15 AVSS AVSS AVSS AVSS AVSD RB15 RA1 RA1 RA1 RA1 RB1 RB1 RB1 RB1			DAC2OUT/CVREF/OA1IND/OA2IND/AN10/C3 RB14	BINB/RTCC/C1OUT/OCFA/CTED5/INT1/CN12/				
	1-	15	DAC2REF+/OA2OUT/AN9/C3INA/REFO/SS1	/TCKIA/CTED6/CN11/RB15				
		16	AVss					
		17	AVDD					
			MCLR/Vpp/RA5					
		19	CVREF+/VREF+/DAC1REF+/AN0/C3INC/CN2/ RA0	CVREF+/VREF+/DAC1REF+/AN0/C3INC/ CTED1/CN2/RA0				
		20	CVREF-/VREF-/AN1/CN3/RA1					
		21	PGED1/AN2/CTCMP/ULPWU/C1IND/C2INB/	C3IND/U2TX/CN4/RB0				
		22	PGEC1/OA1INA/OA2INA/AN3/C1INC/C2INA	U2RX/CTED12/CN5//RB1				
		23	OA1INB/OA2INB/AN4/C1INB/C2IND/SDA2/T	CKIB/CTED13/CN6/RB2				
		24	OA1OUT/AN5/C1INA/C2INC/SCL2/CN7/RB3					
		25	AN6/CN32/RC0					
		26	AN7/CN31/RC1					
		27	AN8/CN10/RC2					
		28	VDD					
		29	Vss					
		30	OSCI/CLKI/AN13/CN30/RA2					
		31	OSCO/CLKO/AN14/CN29/RA3					
		32	OCFB/CN33/RA8					
		33	SOSCI/AN15/U2RTS/U2BCLK/CN1/RB4					
		34	SOSCO/SCLKI/AN16/PWRLCLK/U2CTS/CN	D/RA4				
		35	SS2/CN34/RA9					
		36	SDI2/CN28/RC3					
		37	SDO2/CN25/RC4					
		38	SCK2/CN26/RC5					
Legend:	Values in red indicate pin	39	Vss					
	function differences between	40	Vdd					
	PIC24F(V)XXKM202 and	41	PGED3/AN17/ASDA1/OC1E/CLCINA/CN27/F	RB5				
	PIC24F(V)XXKM102 devices.	42	PGEC3/AN18/ASCL1/OC1F/CLCINB/CN24/F	RB6				
Note 1:	Exposed pad on underside of device is connected to Vss.	43	AN19/INT0/CN23/RB7	AN19/C2OUT/OC1A/INT0/CN23/RB7				
	device is connected to vss.	44	AN20/SCL1/U1CTS/C3OUT/OC1B/CTED10/0	CN22/RB8				

Pin Diagrams (Continued)

	48-Pin UQFN ⁽¹⁾	Pin	Pin Features					
	48-Pin UQFN ⁽¹⁾		PIC24FXXKMX04	PIC24FVXXKMX04				
c c	RB5 RB5 VDD VDD CSS RC3 RC3 RA4 RC3 RA4	1	AN21/SDA1/T1CK/U1RTS/U1BCLK/IC2/OC4	/CLC10/CTED4/CN21/RB9				
		2	U1RX/OC2C/CN18/RC6					
RB9 1	8 4 8 4 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	3	U1TX/OC2D/CN17/RC7					
RC6 2	36 RB 35 RA		OC2/CN20/RC8					
RC7 3	34 RA		C4/OC2F/CTED7/CN19/RC9					
RC8 4 RC9 5	33 RA 32 n/c	2 6	IC1/OC5/CLC2O/CTED3/CN9/RA7					
RA7 6	PIC24FXXKMX04 31 Vss		C2OUT/OC1A/CTED1/INT2/CN8/RA6	VDDCORE OF VCAP				
RA6 7 n/c 8	PIC24FVXXKMX04 30 Vot 29 RC		n/c	n/c				
RB10 9 RB11 10	28 RC	19	PGED2/SDI1/OC1C/CTED11/CN16/RB10					
RB11 10 RB12 11	27 RC 26 RB		PGEC2/SCK1/OC2A/CTED9/CN15/RB11	1				
RB13 12	25 RB		DAC1OUT/AN12/HLVDIN/OC2B/CTED2/ CN14/RB12	DAC1OUT/AN12/HLVDIN/OC2B/CTED2/ INT2/CN14/RB12				
		12	OA1INC/OA2INC/AN11/SDO1/OC1D/CTPLS	/CN13/RB13				
A110 A110 A110 A110 A110 A110 A110 A110			IC5/OC3A/CN35/RA10					
L		14	IC3/OC3B/CTED8/CN36/RA11					
RA10 RA11 RA11 RB14 VSS/AVS5 VSS/AVS5 VDD/AVDD MCLR/RA5 NC R10 R10 R10 R10 R10 R10 R10 R10 R10 R10			AC2OUT/CVREF/OA1IND/OA2IND/AN10/C3INB/RTCC/C1OUT/OCFA/CTED5/INT1 N12/RB14					
		16	DAC2REF+/OA2OUT/AN9/C3INA/REFO/SS	1/TCKIA/CTED6/CN11/RB15				
		17	Vss/AVss					
		18	Vdd/AVdd					
		19	MCLR/Vpp/RA5					
		20	n/c					
		21	CVREF+/VREF+/DAC1REF+/AN0/C3INC/ CN2/RA0	CVREF+/VREF+/DAC1REF+/AN0/C3INC/ CTED1/CN2/RA0				
		22	CVREF-/VREF-/AN1/CN3/RA1					
		23	PGED1/AN2/CTCMP/ULPWU/C1IND/C2INB	/C3IND/U2TX/CN4/RB0				
		24	PGEC1/OA1INA/OA2INA/AN3/C1INC/C2INA	/U2RX/CTED12/CN5/RB1				
		25	OA1INB/OA2INB/AN4/C1INB/C2IND/SDA2/T	CKIB/CTED13/CN6/RB2				
		26	OA1OUT/AN5/C1INA/C2INC/SCL2/CN7/RB3	3				
		27	AN6/CN32/RC0					
		28	AN7/CN31/RC1					
		29	AN8/CN10/RC2					
		30	VDD					
		31	Vss					
		32	n/c					
		33	OSCI/AN13/CLKI/CN30/RA2					
		34	OSCO/CLKO/AN14/CN29/RA3					
		35	OCFB/CN33/RA8					
		36	SOSCI/AN15/U2RTS/U2BCLK/CN1/RB4					
		37	SOSCO/SCLKI/AN16/PWRLCLK/U2CTS/CN	0/RA4				
		38	SS2/CN34/RA9					
		39	SDI2/CN28/RC3					
		40	SDO2/CN25/RC4					
		41	SCK2/CN26/RC5					
Legend.	Values in red indicate pin	42	Vss					
Logona.	function differences between	43	VDD					
	PIC24F(V)XXKM202 and	44	n/c					
	PIC24F(V)XXKM102 devices.	45	PGED3/AN17/ASDA1/OC1E/CLCINA/CN27/					
Note 1:	Exposed pad on underside of	46	PGEC3/AN18/ASCL1/OC1F/CLCINB/CN24/F	-				
	device is connected to Vss.	47	AN19/INT0/CN23/RB7	AN19/C2OUT/OC1A/INT0/CN23/RB7				
		48	AN20/SCL1/U1CTS/C3OUT/OC1B/CTED10/	CN22/RB8				

Table of Contents

1.0	Device Overview	
2.0	Guidelines for Getting Started with 16-Bit Microcontrollers	29
3.0	CPU	35
4.0	Memory Organization	41
5.0	Flash Program Memory	67
6.0	Data EEPROM Memory	73
7.0	Resets	79
8.0	Interrupt Controller	85
9.0	Oscillator Configuration	. 121
10.0	Power-Saving Features	. 131
11.0	I/O Ports	. 137
12.0	Timer1	
13.0	Capture/Compare/PWM/Timer Modules (MCCP and SCCP)	. 143
14.0	Master Synchronous Serial Port (MSSP)	
15.0	Universal Asynchronous Receiver Transmitter (UART)	. 173
16.0	Real-Time Clock and Calendar (RTCC)	. 181
17.0	Configurable Logic Cell (CLC)	. 195
18.0	High/Low-Voltage Detect (HLVD)	. 207
	12-Bit A/D Converter with Threshold Detect	
20.0	8-Bit Digital-to-Analog Converter (DAC)	. 229
21.0	Dual Operational Amplifier Module	. 233
22.0	Comparator Module	
23.0	Comparator Voltage Reference	. 239
24.0	Charge Time Measurement Unit (CTMU)	. 241
25.0	Special Features	. 249
26.0	Development Support	. 261
27.0	Electrical Characteristics	. 265
28.0	Packaging Information	. 297
Appe	ndix A: Revision History	. 325
Index	· · · · · · · · · · · · · · · · · · ·	327
	/icrochip Web Site	
Custo	omer Change Notification Service	. 333
Custo	omer Support	. 333
Produ	Jct Identification System	. 335

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC24FV08KM101 PIC24F08KM101
- PIC24FV08KM102
- PIC24F08KM102
 PIC24F16KM102
- PIC24FV16KM102
- PIC24FV16KM104 PIC24F16KM104
- PIC24FV08KM202 PIC24F08KM202
- PIC24FV08KM204 PIC24F08KM204
- PIC24FV16KM202
- PIC24F16KM202
- PIC24FV16KM204 PIC24F16KM204

The PIC24FV16KM204 family introduces many new analog features to the extreme low-power Microchip devices. This is a 16-bit microcontroller family with a broad peripheral feature set and enhanced computational performance. This family also offers a new migration option for those high-performance applications which may be outgrowing their 8-bit platforms, but do not require the numerical processing power of a Digital Signal Processor (DSC).

1.1 Core Features

1.1.1 16-BIT ARCHITECTURE

Central to all PIC24F devices is the 16-bit modified Harvard architecture, first introduced with Microchip's dsPIC[®] Digital Signal Controllers. The PIC24F CPU core offers a wide range of enhancements, such as:

- 16-bit data and 24-bit address paths with the ability to move information between data and memory spaces
- Linear Addressing of up to 16 Mbytes (program space) and 16 Kbytes (data)
- A 16-element working register array with built-in software stack support
- A 17 x 17 hardware multiplier with support for integer math
- Hardware support for 32-bit by 16-bit division
- An instruction set that supports multiple addressing modes and is optimized for high-level languages, such as C
- Operational performance up to 16 MIPS

1.1.2 POWER-SAVING TECHNOLOGY

All of the devices in the PIC24FV16KM204 family incorporate a range of features that can significantly reduce power consumption during operation. Key features include:

- On-the-Fly Clock Switching, to allow the device clock to be changed under software control to the Timer1 source or the internal, low-power RC Oscillator during operation, allowing users to incorporate power-saving ideas into their software designs.
- Doze Mode Operation, when timing-sensitive applications, such as serial communications, require the uninterrupted operation of peripherals, the CPU clock speed can be selectively reduced, allowing incremental power savings without missing a beat.
- Instruction-Based Power-Saving Modes, to allow the microcontroller to suspend all operations or selectively shut down its core while leaving its peripherals active with a single instruction in software.

1.1.3 OSCILLATOR OPTIONS AND FEATURES

The PIC24FV16KM204 family offers five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes using crystals or ceramic resonators.
- Two External Clock (EC) modes offering the option of a divide-by-2 clock output.
- Two Fast Internal Oscillators (FRCs), one with a nominal 8 MHz output and the other with a nominal 500 kHz output. These outputs can also be divided under software control to provide clock speed as low as 31 kHz or 2 kHz.
- A Phase Locked Loop (PLL) frequency multiplier, available to the external oscillator modes and the 8 MHz FRC Oscillator, which allows clock speeds of up to 32 MHz.
- A separate internal RC Oscillator (LPRC) with a fixed 31 kHz output, which provides a low-power option for timing-insensitive applications.

The internal oscillator block also provides a stable reference source for the Fail-Safe Clock Monitor (FSCM). This option constantly monitors the main clock source against a reference signal provided by the internal oscillator and enables the controller to switch to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.

1.1.4 EASY MIGRATION

The PIC24FV16KM204 family devices have two variants. The KM20X variant provides the full feature set of the device, while the KM10X offers a reduced peripheral set, allowing for the balance of features and cost (refer to Table 1-1). Both variants allow for a smooth migration path as applications grow and evolve.

The consistent pinout scheme used throughout the entire family also helps in migrating to the next larger device. This is true when moving between devices with the same pin count, different die variants, or even moving from 20-pin or 28-pin devices to 44-pin/48-pin devices.

The PIC24F family is pin compatible with devices in the dsPIC33 family, and shares some compatibility with the pinout schema for PIC18 and dsPIC30. This extends the ability of applications to grow from the relatively simple to the powerful and complex, yet still selecting a Microchip device.

1.2 Other Special Features

- Communications: The PIC24FV16KM204 family incorporates a range of serial communication peripherals to handle a range of application requirements. There is an MSSP module which implements both SPI and I²C™ protocols, and supports both Master and Slave modes of operation for each. Devices also include one of two UARTs with built-in IrDA[®] encoders/decoders.
- Analog Features: Select members of the PIC24FV16KM204 family include two 8-bit Digital-to-Analog Converters which offer support in Idle mode, and left and right justified input data, as well as up to two operational amplifiers with selectable power and speed modes.
- Real-Time Clock/Calendar (RTCC): This module implements a full-featured clock and calendar with alarm functions in hardware, freeing up timer resources and program memory space for use of the core application.
- 12-Bit A/D Converter: This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, and faster sampling speed. The 16-deep result buffer can be used either in Sleep, to reduce power, or in Active mode to improve throughput.
- Charge Time Measurement Unit (CTMU) Interface: The PIC24FV16KM204 family includes the new CTMU interface module, which can be used for capacitive touch sensing, proximity sensing, and also for precision time measurement and pulse generation. The CTMU can also be connected to the operational amplifiers to provide active guarding, which provides increased robustness in the presence of noise in capacitive touch applications.

1.3 Details on Individual Family Members

Devices in the PIC24FV16KM204 family are available in 20-pin, 28-pin, 44-pin and 48-pin packages. The general block diagram for all devices is shown in Figure 1-1.

Members of the PIC24FV16KM204 family are available as both standard and high-voltage devices. High-voltage devices, designated with an "FV" in the part number (such as PIC24FV16KM204), accommodate an operating VDD range of 2.0V to 5.5V and have an on-board voltage regulator that powers the core. Peripherals operate at VDD.

Standard devices, designated by "F" (such as PIC24F16KM204), function over a lower VDD range of 1.8V to 3.6V. These parts do not have an internal regulator, and both the core and peripherals operate directly from VDD.

The PIC24FV16KM204 family may be thought of as two different device groups, both offering slightly different sets of features. These differ from each other in multiple ways:

- · The size of the Flash program memory
- · The number of external analog channels available
- The number of Digital-to-Analog Converters
- · The number of operational amplifiers
- The number of analog comparators
- The presence of a Real-Time Clock and Calendar (RTCC)
- The number and type of CCP modules (i.e., MCCP vs. SCCP)
- The number of serial communication modules (both MSSPs and UARTs)
- The number of Configurable Logic Cell (CLC) modules

The general differences between the different sub-families are shown in Table 1-1 and Table 1-2.

A list of the pin features available on the PIC24FV16KM204 family devices, sorted by function, is provided in Table 1-5.

TABLE 1-1:	DEVICE FEATURES FOR THE PIC24F16KM204 FAMILY
------------	--

TABLE 1-1: DEVICE FEATURES FO	R THE PIC24F16		•			
Features	PIC24F16KM204	PIC24F08KM204	PIC24F16KM202	PIC24F08KM202		
Operating Frequency		DC-3	2 MHz			
Program Memory (bytes)	16K	8K	16K	8K		
Program Memory (instructions)	5632	2816	5632	2816		
Data Memory (bytes)		20)48			
Data EEPROM Memory (bytes)		5	12			
Interrupt Sources (soft vectors/NMI traps)		40 (36/4)			
Voltage Range		1.8-	3.6V			
I/O Ports	PORTA< PORTB< PORTC	:15:0>	-	RTA<7:0> RTB<15:0>		
Total I/O Pins	38			24		
Timers	11 (One 16-bit timer, five MCCPs/SCCPs with up to two 16/32 timer					
Capture/Compare/PWM modules MCCP SCCP	3 2					
Serial Communications MSSP UART			2 2			
Input Change Notification Interrupt	37 23					
12-Bit Analog-to-Digital Module (input channels)	22	22	19	19		
Analog Comparators		:	3			
8-Bit Digital-to-Analog Converters	2					
Operational Amplifiers	2					
Charge Time Measurement Unit (CTMU)	Yes					
Real-Time Clock and Calendar (RTCC)	Yes					
Configurable Logic Cell (CLC)			2			
Resets (and delays)	POR, BOR, RESET Instruction, MCLR, WDT, Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock)					
Instruction Set	76 Base Inst	ructions, Multiple	e Addressing N	lode Variations		
Packages	44-Pin QFI 48-Pin L			28-Pin SOP/SOIC/QFN		

TABLE 1-2: DEVICE FEATURES FOR THE PIC24F16KM104 FAMILY

				1
Features	PIC24F16KM104	PIC24F16KM102	PIC24F08KM102	PIC24F08KM101
Operating Frequency		DC-3	2 MHz	
Program Memory (bytes)	16K	16K	8K	8K
Program Memory (instructions)	5632	5632	2816	2816
Data Memory (bytes)		10	24	
Data EEPROM Memory (bytes)		5	12	
Interrupt Sources (soft vectors/NMI traps)		25 (2	21/4)	
Voltage Range		1.8-	3.6V	
I/O Ports	PORTA<11:0> PORTB<15:0> PORTC<9:0>	PORTA PORTB		PORTA<6:0> PORTB<15:12,9:7, 4,2:0>
Total I/O Pins	38	24	ŀ	18
Timers	(One 16-bit timer, t		5 Ps with up to tv	vo 16/32 timers each)
Capture/Compare/PWM modules MCCP SCCP			1	
Serial Communications MSSP UART			1	
Input Change Notification Interrupt	37	23	}	17
12-Bit Analog-to-Digital Module (input channels)	22	19)	16
Analog Comparators			1	
8-Bit Digital-to-Analog Converters		_	_	
Operational Amplifiers		-	_	
Charge Time Measurement Unit (CTMU)		Y	es	
Real-Time Clock and Calendar (RTCC)		-	_	
Configurable Logic Cell (CLC)			1	
Resets (and delays)				, Illegal Opcode, tion Word Mismatch
Instruction Set	76 Base Inst	ructions, Multiple	e Addressing N	Iode Variations
Packages	44-Pin QFN/TQFP, 48-Pin UQFN	28-F SPDIP/SSOP		20-Pin SOIC/SSOP/PDIP

TABLE 1-3: DEVICE FEATURES FOR	R THE PIC24FV1								
Features	PIC24FV16KM204	PIC24FV08KM204	PIC24FV16KM202	PIC24FV08KM202					
Operating Frequency		DC-3	2 MHz						
Program Memory (bytes)	16K	8K	16K	8K					
Program Memory (instructions)	5632 2816 5632 2816								
Data Memory (bytes)		20)48	I					
Data EEPROM Memory (bytes)		5	12						
Interrupt Sources (soft vectors/NMI traps)		40 (36/4)						
Voltage Range		2.0-	-5.5V						
I/O Ports	PORTA<1 PORTB< PORTC	:15:0>	PORTA<7,5:0> PORTB<15:0>						
Total I/O Pins	37 23								
Timers	(One 16-bit timer, f		11 Ps with up to tv	vo 16/32 timers each)					
Capture/Compare/PWM modules MCCP SCCP	3 2								
Serial Communications MSSP UART			2 2						
Input Change Notification Interrupt	36			22					
12-Bit Analog-to-Digital Module (input channels)	22			19					
Analog Comparators			3						
8-Bit Digital-to-Analog Converters			2						
Operational Amplifiers			2						
Charge Time Measurement Unit (CTMU)	Yes								
Real-Time Clock and Calendar (RTCC)	Yes								
Configurable Logic Cell (CLC)	2								
Resets (and delays)		on, Hardware Tra		, Illegal Opcode, tion Word Mismatch					
Instruction Set	76 Base Inst	ructions, Multiple	· · · ·						
Packages	76 Base Instructions, Multiple Addressing Mode Variations 44-Pin QFN/TQFP, 28-Pin 48-Pin UQFN SPDIP/SSOP/SOIC/QFN								

TABLE 1-3: DEVICE FEATURES FOR THE PIC24FV16KM204 FAMILY

TABLE 1-4: DEVICE FEATURES FOR THE PIC24FV16KM104 FAMILY

Features	PIC24FV16KM104	PIC24FV16KM102	PIC24FV08KM102	PIC24FV08KM101
Operating Frequency		DC-3	2 MHz	
Program Memory (bytes)	16K	16K	8K	8K
Program Memory (instructions)	5632	5632	2816	2816
Data Memory (bytes)		10)24	
Data EEPROM Memory (bytes)		5	12	
Interrupt Sources (soft vectors/NMI traps)		25 (2	21/4)	
Voltage Range		2.0-	5.5V	
I/O Ports	PORTA<11:7,5:0> PORTB<15:0> PORTC<9:0>	PORTA< PORTB		PORTA<5:0> PORTB<15:12,9:7, 4,2:0>
Total I/O Pins	37	23	3	17
Timers	(One 16-bit timer, t		5 Ps with up to tv	vo 16/32 timers each)
Capture/Compare/PWM modules MCCP SCCP			1	
Serial Communications MSSP UART			1	
Input Change Notification Interrupt	36	22	2	16
12-Bit Analog-to-Digital Module (input channels)	22	19)	16
Analog Comparators			1	•
8-Bit Digital-to-Analog Converters		-		
Operational Amplifiers		_	_	
Charge Time Measurement Unit (CTMU)		Y	es	
Real-Time Clock and Calendar (RTCC)		-		
Configurable Logic Cell (CLC)			1	
Resets (and delays)		on, Hardware Tra		, Illegal Opcode, tion Word Mismatch
Instruction Set	76 Base Inst	ructions, Multiple	e Addressing N	Iode Variations
Packages	44-Pin QFN/TQFP, 48-Pin UQFN	28-F SPDIP/SSOP		20-Pin SOIC/SSOP/PDIP




TABLE 1-5: PIC24FV16KM204 FAMILY PINOUT DESCRIPTION

			F					FV					
			Pin Numb	er				Pin Numb	er				
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description
AN0	2	2	27	19	21	2	2	27	19	21	I	ANA	A/D Analog Inputs
AN1	3	3	28	20	22	3	3	28	20	22	I	ANA	A/D Analog Inputs
AN2	4	4	1	21	23	4	4	1	21	23	I	ANA	A/D Analog Inputs
AN3	5	5	2	22	24	5	5	2	22	24	Ι	ANA	A/D Analog Inputs
AN4	6	6	3	23	25	6	6	3	23	25	I	ANA	A/D Analog Inputs
AN5	_	7	4	24	26	—	7	4	24	26	I	ANA	A/D Analog Inputs
AN6	_	—	—	25	27	—	—		25	27	I	ANA	A/D Analog Inputs
AN7	_	—	—	26	28	—	—		26	28	I	ANA	A/D Analog Inputs
AN8	_	—	—	27	29	—	—		27	29	I	ANA	A/D Analog Inputs
AN9	18	26	23	15	16	18	26	23	15	16	I	ANA	A/D Analog Inputs
AN10	17	25	22	14	15	17	25	22	14	15	I	ANA	A/D Analog Inputs
AN11	16	24	21	11	12	16	24	21	11	12	Ι	ANA	A/D Analog Inputs
AN12	15	23	20	10	11	15	23	20	10	11	Ι	ANA	A/D Analog Inputs
AN13	7	9	6	30	33	7	9	6	30	33	Ι	ANA	A/D Analog Inputs
AN14	8	10	7	31	34	8	10	7	31	34	Ι	ANA	A/D Analog Inputs
AN15	9	11	8	33	36	9	11	8	33	36	I	ANA	A/D Analog Inputs
AN16	10	12	9	34	37	10	12	9	34	37	I	ANA	A/D Analog Inputs
AN17	_	14	11	41	45	_	14	11	41	45	I	ANA	A/D Analog Inputs
AN18	_	15	12	42	46	_	15	12	42	46	I	ANA	A/D Analog Inputs
AN19	11	16	13	43	47	11	16	13	43	47	I	ANA	A/D Analog Inputs
AN20	12	17	14	44	48	12	17	14	44	48	I	ANA	A/D Analog Inputs
AN21	13	18	15	1	1	13	18	15	1	1	I	ANA	A/D Analog Inputs
ASCL1	_	15	12	42	46	_	15	12	42	46	I/O	I ² C™	Alternate I2C1 Clock Input/Output
ASDA1	_	14	11	41	45	_	14	11	41	45	I/O	l ² C	Alternate I2C1 Data Input/Output
AVDD	20	28	25	17	18	20	28	25	17	18	Р		A/D Supply Pins
AVss	19	27	24	16	17	19	27	24	16	17	Р		A/D Supply Pins
C1INA	8	7	4	24	26	8	7	4	24	26	I	ANA	Comparator 1 Input A (+)
C1INB	7	6	3	23	25	7	6	3	23	25	I	ANA	Comparator 1 Input B (-)
C1INC	5	5	2	22	24	5	5	2	22	24	I	ANA	Comparator 1 Input C (+)
C1IND	4	4	1	21	23	4	4	1	21	23	Ι	ANA	Comparator 1 Input D (-)

Legend: ANA = Analog level input/output, ST = Schmitt Trigger input buffer, $I^2C^{TM} = I^2C/SMBus$ input buffer

DS30003030B-page 20

			F					FV					
		I	Pin Numb	er			I	Pin Numb	er				
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description
C1OUT	17	25	22	14	15	17	25	22	14	15	0	—	Comparator 1 Output
C2INA	_	5	2	22	24		5	2	22	24	I	ANA	Comparator 2 Input A (+)
C2INB	_	4	1	21	23		4	1	21	23	I	ANA	Comparator 2 Input B (-)
C2INC	_	7	4	24	26		7	4	24	26	I	ANA	Comparator 2 Input C (+)
C2IND	_	6	3	23	25		6	3	23	25	I	ANA	Comparator 2 Input D (-)
C2OUT	_	20	17	7	7		16	13	43	47	0		Comparator 2 Output
C3INA	_	26	23	15	16		26	23	15	16	I	ANA	Comparator 3 Input A (+)
C3INB	_	25	22	14	15		25	22	14	15	I	ANA	Comparator 3 Input B (-)
C3INC	_	2	27	19	21		2	27	19	21	I	ANA	Comparator 3 Input C (+)
C3IND	_	4	1	21	23		4	1	21	23	I	ANA	Comparator 3 Input D (-)
C3OUT	_	17	14	44	48		17	14	44	48	0	_	Comparator 3 Output
CLC10	13	18	15	1	1	13	18	15	1	1	0		CLC 1 Output
CLC2O	_	19	16	6	6		19	16	6	6	0		CLC 2 Output
CLCINA	9	14	11	41	45	9	14	11	41	45	I	ST	CLC External Input A
CLCINB	10	15	12	42	46	10	15	12	42	46	I	ST	CLC External Input B
CLKI	7	9	6	30	33	7	9	6	30	33	I	ANA	Primary Clock Input
CLKO	8	10	7	31	34	8	10	7	31	34	0		System Clock Output
CN0	10	12	9	34	37	10	12	9	34	37	I	ST	Interrupt-on-Change Inputs
CN1	9	11	8	33	36	9	11	8	33	36	I	ST	Interrupt-on-Change Inputs
CN2	2	2	27	19	21	2	2	27	19	21	I	ST	Interrupt-on-Change Inputs
CN3	3	3	28	20	22	3	3	28	20	22	I	ST	Interrupt-on-Change Inputs
CN4	4	4	1	21	23	4	4	1	21	23	I	ST	Interrupt-on-Change Inputs
CN5	5	5	2	22	24	5	5	2	22	24	I	ST	Interrupt-on-Change Inputs
CN6	6	6	3	23	25	6	6	3	23	25	Ι	ST	Interrupt-on-Change Inputs
CN7	_	7	4	24	26		7	4	24	26	Ι	ST	Interrupt-on-Change Inputs
CN8	14	20	17	7	7				_		Ι	ST	Interrupt-on-Change Inputs
CN9	_	19	16	6	6		19	16	6	6	Ι	ST	Interrupt-on-Change Inputs
CN10	_	_	_	27	29			_	27	29	Ι	ST	Interrupt-on-Change Inputs
CN11	18	26	23	15	16	18	26	23	15	16	I	ST	Interrupt-on-Change Inputs
CN12	17	25	22	14	15	17	25	22	14	15	I	ST	Interrupt-on-Change Inputs

			F					FV					
		I	Pin Numb	er				Pin Numb	er				
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description
CN13	16	24	21	11	12	16	24	21	11	12	I	ST	Interrupt-on-Change Inputs
CN14	15	23	20	10	11	15	23	20	10	11	I	ST	Interrupt-on-Change Inputs
CN15	—	22	19	9	10	—	22	19	9	10	I	ST	Interrupt-on-Change Inputs
CN16	_	21	18	8	9	_	21	18	8	9	I	ST	Interrupt-on-Change Inputs
CN17	—	—		3	3	—		—	3	3	I	ST	Interrupt-on-Change Inputs
CN18	—	—		2	2	—		—	2	2	I	ST	Interrupt-on-Change Inputs
CN19	—	—		5	5	—		—	5	5	I	ST	Interrupt-on-Change Inputs
CN20	—	—		4	4	—		—	4	4	I	ST	Interrupt-on-Change Inputs
CN21	13	18	15	1	1	13	18	15	1	1	I	ST	Interrupt-on-Change Inputs
CN22	12	17	14	44	48	12	17	14	44	48	I	ST	Interrupt-on-Change Inputs
CN23	11	16	13	43	47	11	16	13	43	47	I	ST	Interrupt-on-Change Inputs
CN24	—	15	12	42	46	—	15	12	42	46	I	ST	Interrupt-on-Change Inputs
CN25	_	_		37	40	_		_	37	40	I	ST	Interrupt-on-Change Inputs
CN26	_	_		38	41	_		_	38	41	I	ST	Interrupt-on-Change Inputs
CN27	_	14	11	41	45	_	14	11	41	45	I	ST	Interrupt-on-Change Inputs
CN28	—	—		36	39	—		—	36	39	I	ST	Interrupt-on-Change Inputs
CN29	8	10	7	31	34	8	10	7	31	34	I	ST	Interrupt-on-Change Inputs
CN30	7	9	6	30	33	7	9	6	30	33	I	ST	Interrupt-on-Change Inputs
CN31	—	—		26	28	—		—	26	28	I	ST	Interrupt-on-Change Inputs
CN32	—	—		25	27	—		—	25	27	I	ST	Interrupt-on-Change Inputs
CN33	—	—		32	35	—		—	32	35	I	ST	Interrupt-on-Change Inputs
CN34	_	_	_	35	38	_		_	35	38	I	ST	Interrupt-on-Change Inputs
CN35	_	_	_	12	13	_		_	12	13	I	ST	Interrupt-on-Change Inputs
CN36	_	_	_	13	14	_		_	13	14	I	ST	Interrupt-on-Change Inputs
CTCMP	4	4	1	21	23	4	4	1	21	23	I	ANA	CTMU Comparator Input

TADLE 1-5.			F				,	FV	,				
			Pin Numb	er				Pin Numb	er		-		
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description
CTED1	11	20	17	7	7	11	2	27	19	21	Ι	ST	CTMU Trigger Edge Inputs
CTED2	15	23	20	10	11	15	23	20	10	11	I	ST	CTMU Trigger Edge Inputs
CTED3	_	19	16	6	6	_	19	16	6	6	I	ST	CTMU Trigger Edge Inputs
CTED4	13	18	15	1	1	13	18	15	1	1	I	ST	CTMU Trigger Edge Inputs
CTED5	17	25	22	14	15	17	25	22	14	15	I	ST	CTMU Trigger Edge Inputs
CTED6	18	26	23	15	16	18	26	23	15	16	I	ST	CTMU Trigger Edge Inputs
CTED7	_		_	5	5			_	5	5	I	ST	CTMU Trigger Edge Inputs
CTED8	_		_	13	14			—	13	14	I	ST	CTMU Trigger Edge Inputs
CTED9	_	22	19	9	10		22	19	9	10	I	ST	CTMU Trigger Edge Inputs
CTED10	12	17	14	44	48	12	17	14	44	48	I	ST	CTMU Trigger Edge Inputs
CTED11	—	21	18	8	9		21	18	8	9	I	ST	CTMU Trigger Edge Inputs
CTED12	5	5	2	22	24	5	5	2	22	24	I	ST	CTMU Trigger Edge Inputs
CTED13	6	6	3	23	25	6	6	3	23	25	I	ST	CTMU Trigger Edge Inputs
CTPLS	16	24	21	11	12	16	24	21	11	12	0	_	CTMU Pulse Output
CVREF	17	25	22	14	15	17	25	22	14	15	0	ANA	Comparator Voltage Reference Output
CVREF+	2	2	27	19	21	2	2	27	19	21	Ι	ANA	Comparator Voltage Reference Positive Input
CVREF-	3	3	28	20	22	3	3	28	20	22	Ι	ANA	Comparator Voltage Reference Negative Input
DAC1OUT	_	23	20	10	11		23	20	10	11	0	ANA	DAC1 Output
DAC1REF+	_	2	27	19	21		2	27	19	21	I	ANA	DAC1 Positive Voltage Reference Input
DAC2OUT	—	25	22	14	15	_	25	22	14	15	0	ANA	DAC2 Output
DAC2REF+	—	26	23	15	16	_	26	23	15	16	Ι	ANA	DAC2 Positive Voltage Reference Input
HLVDIN	15	23	20	10	11	15	23	20	10	11	Ι	ANA	External High/Low-Voltage Detect Input
IC1	14	19	16	6	6	11	19	16	6	6	Ι	ST	MCCP1 Input Capture Input
IC2	13	18	15	1	1	13	18	15	1	1	Ι	ST	MCCP2 Input Capture Input
IC3	—	23	20	13	14	_	23	20	13	14	Ι	ST	MCCP3 Input Capture Input
IC4	_	14	11	5	5	_	14	11	5	5	I	ST	SCCP4 Input Capture Input
IC5	_	15	12	12	13		15	12	12	13	Ι	ST	SCCP5 Input Capture Input
INT0	11	16	13	43	47	11	16	13	43	47	I	ST	External Interrupt 0 Input
INT1	17	25	22	14	15	17	25	22	14	15	I	ST	External Interrupt 1 Input
INT2	14	20	17	7	7	15	23	20	10	11	I	ST	External Interrupt 2 Input

			F					FV							
		F	Pin Numb	er			I	Pin Numb	er						
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description		
MCLR	1	1	26	18	19	1	1	26	18	19	Ι	ST	Master Clear (Device Reset) Input (active-low)		
OA1INA	_	5	2	22	24		5	2	22	24	Ι	ANA	Op Amp 1 Input A		
OA1INB	_	6	3	23	25	_	6	3	23	25	I	ANA	Op Amp 1 Input B		
OA1INC	_	24	21	11	12	_	24	21	11	12	I	ANA	Op Amp 1 Input C		
OA1IND	_	25	22	14	15	_	25	22	14	15	I	ANA	Op Amp 1 Input D		
OA1OUT	_	7	4	24	26	_	7	4	24	26	0	ANA	Op Amp 1 Analog Output		
OA2INA	_	5	2	22	24	_	5	2	22	24	I	ANA	Op Amp 2 Input A		
OA2INB	_	6	3	23	25	_	6	3	23	25	I	ANA	Op Amp 2 Input B		
OA2INC	_	24	21	11	12	_	24	21	11	12	I	ANA	Op Amp 2 Input C		
OA2IND	_	25	22	14	15	_	25	22	14	15	I	ANA	Op Amp 2 Input D		
OA2OUT	_	26	23	15	16	_	26	23	15	16	0	ANA	Op Amp 2 Analog Output		
OC1A	14	20	17	7	7	11	16	13	43	47	0	_	MCCP1 Output Compare A		
OC1B	12	17	14	44	48	12	17	14	44	48	0	_	MCCP1 Output Compare B		
OC1C	15	21	18	8	9	15	21	18	8	9	0	_	MCCP1 Output Compare C		
OC1D	16	24	21	11	12	16	24	21	11	12	0		MCCP1 Output Compare D		
OC1E	_	14	11	41	45	_	14	11	41	45	0	_	MCCP1 Output Compare E		
OC1F	_	15	12	42	46	_	15	12	42	46	0	_	MCCP1 Output Compare F		
OC2A	4	22	19	9	10	4	22	19	9	10	0		MCCP2 Output Compare A		
OC2B	_	23	20	10	11		23	20	10	11	0	_	MCCP2 Output Compare B		
OC2C	_		_	2	2				2	2	0		MCCP2 Output Compare C		
OC2D	_		_	3	3				3	3	0		MCCP2 Output Compare D		
OC2E	_		_	4	4				4	4	0		MCCP2 Output Compare E		
OC2F	_		_	5	5				5	5	0		MCCP2 Output Compare F		
OC3A	_	21	18	12	13		21	18	12	13	0	—	MCCP3 Output Compare A		
OC3B	_	24	21	13	14	_	24	21	13	14	0	_	MCCP3 Output Compare B		
OC4	_	18	15	1	1	_	18	15	1	1	0	_	SCCP4 Output Compare		
OC5	_	19	16	6	6	_	19	16	6	6	0	_	SCCP5 Output Compare		
OCFA	17	25	22	14	15	17	25	22	14	15	Ι	ST	MCCP/SCCP Output Compare Fault Input A		
OCFB	16	24	21	32	35	16	24	21	32	35	Ι	ST	MCCP/SCCP Output Compare Fault Input B		

Legend: ANA = Analog level input/output, ST = Schmitt Trigger input buffer, I²C[™] = I²C/SMBus input buffer

DS30003030B-page 24

TABLE 1-5.			F				<u> </u>	FV	,				
		I	Pin Numb	er			I	Pin Numb	er				
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description
OSCI	7	9	6	30	33	7	9	6	30	33	Ι	ANA	Primary Oscillator Input
OSCO	8	10	7	31	34	8	10	7	31	34	0	ANA	Primary Oscillator Output
PGEC1	5	5	2	22	24	5	5	2	22	24	I/O	ST	ICSP Clock 1
PGED1	4	4	1	21	23	4	4	1	21	23	I/O	ST	ICSP Data 1
PGEC2	2	22	19	9	10	2	22	19	9	10	I/O	ST	ICSP Clock 2
PGED2	3	21	18	8	9	3	21	18	8	9	I/O	ST	ICSP Data 2
PGEC3	10	15	12	42	46	10	15	12	42	46	I/O	ST	ICSP Clock 3
PGED3	9	14	11	41	45	9	14	11	41	45	I/O	ST	ICSP Data 3
PWRLCLK	10	12	9	34	37	10	12	9	34	37	Ι	ST	RTCC Power Line Clock Input
RA0	2	2	27	19	21	2	2	27	19	21	I/O	ST	PORTA Pins
RA1	3	3	28	20	22	3	3	28	20	22	I/O	ST	PORTA Pins
RA2	7	9	6	30	33	7	9	6	30	33	I/O	ST	PORTA Pins
RA3	8	10	7	31	34	8	10	7	31	34	I/O	ST	PORTA Pins
RA4	10	12	9	34	37	10	12	9	34	37	I/O	ST	PORTA Pins
RA5	1	1	26	18	19	1	1	26	18	19	I/O	ST	PORTA Pins
RA6	14	20	17	7	7	_		_	_	_	I/O	ST	PORTA Pins
RA7	_	19	16	6	6	_	19	16	6	6	I/O	ST	PORTA Pins
RA8	—	—		32	35	—		—	32	35	I/O	ST	PORTA Pins
RA9	—	—		35	38	—		—	35	38	I/O	ST	PORTA Pins
RA10	_	_	_	12	13	_	_	—	12	13	I/O	ST	PORTA Pins
RA11	_	_	_	13	14	_	_	—	13	14	I/O	ST	PORTA Pins
RB0	4	4	1	21	23	4	4	1	21	23	I/O	ST	PORTB Pins
RB1	5	5	2	22	24	5	5	2	22	24	I/O	ST	PORTB Pins
RB2	6	6	3	23	25	6	6	3	23	25	I/O	ST	PORTB Pins
RB3	_	7	4	24	26	_	7	4	24	26	I/O	ST	PORTB Pins
RB4	9	11	8	33	36	9	11	8	33	36	I/O	ST	PORTB Pins
RB5	—	14	11	41	45	_	14	11	41	45	I/O	ST	PORTB Pins
RB6	—	15	12	42	46	_	15	12	42	46	I/O	ST	PORTB Pins
RB7	11	16	13	43	47	11	16	13	43	47	I/O	ST	PORTB Pins
RB8	12	17	14	44	48	12	17	14	44	48	I/O	ST	PORTB Pins

Legend: ANA = Analog level input/output, ST = Schmitt Trigger input buffer, I²C[™] = I²C/SMBus input buffer

			F					FV					
			Pin Numb	er				Pin Numb	er				
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description
RB9	13	18	15	1	1	13	18	15	1	1	I/O	ST	PORTB Pins
RB10	—	21	18	8	9	_	21	18	8	9	I/O	ST	PORTB Pins
RB11	—	22	19	9	10	_	22	19	9	10	I/O	ST	PORTB Pins
RB12	15	23	20	10	11	15	23	20	10	11	I/O	ST	PORTB Pins
RB13	16	24	21	11	12	16	24	21	11	12	I/O	ST	PORTB Pins
RB14	17	25	22	14	15	17	25	22	14	15	I/O	ST	PORTB Pins
RB15	18	26	23	15	16	18	26	23	15	16	I/O	ST	PORTB Pins
RC0	—	_		25	27	_			25	27	I/O	ST	PORTC Pins
RC1	—	_	_	26	28	_	_	_	26	28	I/O	ST	PORTC Pins
RC2	—	_	_	27	29	_	_	_	27	29	I/O	ST	PORTC Pins
RC3	—	_	_	36	39	_	_	_	36	39	I/O	ST	PORTC Pins
RC4	—	_	_	37	40	_	_	_	37	40	I/O	ST	PORTC Pins
RC5	—	_	_	38	41	_	_	_	38	41	I/O	ST	PORTC Pins
RC6	—	_	_	2	2	_	_	_	2	2	I/O	ST	PORTC Pins
RC7	—	_	_	3	3	_	_	_	3	3	I/O	ST	PORTC Pins
RC8	—	_	_	4	4	_	_	_	4	4	I/O	ST	PORTC Pins
RC9	—	_	_	5	5	_	_	_	5	5	I/O	ST	PORTC Pins
REFO	18	26	23	15	16	18	26	23	15	16	0	_	Reference Clock Output
RTCC	—	25	22	14	15	_	25	22	14	15	0	_	Real-Time Clock/Calendar Output
SCK1	15	22	19	9	10	15	22	19	9	10	I/O	ST	MSSP1 SPI Clock
SDI1	17	21	18	8	9	17	21	18	8	9	Ι	ST	MSSP1 SPI Data Input
SDO1	16	24	21	11	12	16	24	21	11	12	0		MSSP1 SPI Data Output
SS1	18	26	23	15	16	18	26	23	15	16	I	ST	MSSP1 SPI Slave Select Input
SCK2	—	14	11	38	41	_	14	11	38	41	I/O	ST	MSSP2 SPI Clock
SDI2	—	19	16	36	39	_	19	16	36	39	Ι	ST	MSSP2 SPI Data Input
SDO2	—	15	12	37	40	—	15	12	37	40	0		MSSP2 SPI Data Output
SS2	—	23	20	35	38	_	23	20	35	38	Ι	ST	MSSP2 SPI Slave Select Input

			F					FV						
		I	Pin Numb	ber			I	Pin Numb	er					
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description	
SCL1	12	17	14	44	48	12	17	14	44	48	I/O	I2C	MSSP1 I ² C Clock	
SDA1	13	18	15	1	1	13	18	15	1	1	I/O	I2C	MSSP1 I ² C Data	
SCL2	_	7	4	24	26	_	7	4	24	26	I/O	I2C	MSSP2 I ² C Clock	
SDA2	_	6	3	23	25	_	6	3	23	25	I/O	I2C	MSSP2 I ² C Data	
SCLKI	10	12	9	34	37	10	12	9	34	37	Ι	ST	Secondary Clock Digital Input	
SOSCI	9	11	8	33	36	9	11	8	33	36	Ι	ANA	Secondary Oscillator Input	
SOSCO	10	12	9	34	37	10	12	9	34	37	Ι	ANA	Secondary Oscillator Output	
T1CK	13	18	15	1	1	13	18	15	1	1	Ι	ST	Timer1 Digital Input Cock	
TCKIA	18	26	23	15	16	18	26	23	15	16	Ι	ST	MCCP/SCCP Time Base Clock Input A	
TCKIB	6	6	3	23	25	6	6	3	23	25	Ι	ST	MCCP/SCCP Time Base Clock Input B	
U1CTS	12	17	14	44	48	12	17	14	44	48	Ι	ST	UART1 Clear-To-Send Input	
U1RTS	13	18	15	1	1	13	18	15	1	1	0	_	UART1 Request-To-Send Output	
U1BCLK	13	18	15	1	1	13	18	15	1	1	0	—	UART1 16x Baud Rate Clock Output	
U1RX	6	6	3	2	2	6	6	3	2	2	Ι	ST	UART1 Receive	
U1TX	11	16	13	3	3	11	16	13	3	3	0	_	UART1 Transmit	
U2CTS	_	12	9	34	37	_	12	9	34	37	I	ST	UART2 Clear-To-Send Input	
U2RTS	_	11	8	33	36	_	11	8	33	36	0	_	UART2 Request-To-Send Output	
U2BCLK	13	18	15	1	1	13	18	15	1	1	0	—	UART2 16x Baud Rate Clock Output	
U2RX	_	5	2	22	24	—	5	2	22	24	Ι	ST	UART2 Receive	
U2TX	_	4	1	21	23	—	4	1	21	23	0	_	UART2 Transmit	
ULPWU	4	4	1	21	23	4	4	1	21	23	Ι	ANA	Ultra Low-Power Wake-up Input	
VCAP	_	_		—	_	14	20	17	7	7	Р	—	Regulator External Filter Capacitor Connection	
Vdd	20	28	25	17,28,28	18,30,30	20	28	25	17,28,28	18,30,30	Р	—	Device Positive Supply Voltage	
VDDCORE	_	_	_	—	_	14	20	17	7	7	Р	—	Microcontroller Core Supply Voltage	
Vpp	1	1	26	18	19	1	1	26	18	19	Р	—	High-Voltage Programming Pin	
VREF+	2	2	27	19	21	2	2	27	19	21	I	ANA		
VREF-	3	3	28	20	22	3	3	28	20	22	Ι	ANA	A/D Reference Voltage Negative Input	
Vss	19	27	24	16,29,29	17,31,31	19	27	24	16,29,29	17,31,31	Р	—	Device Ground Return Voltage	

Legend: ANA = Analog level input/output, ST = Schmitt Trigger input buffer, I²C[™] = I²C/SMBus input buffer

NOTES:

FIGURE 2-1:

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC24FV16KM204 family of 16-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVss pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")
- VCAP pins (see Section 2.4 "Voltage Regulator Pin (VCAP)")

These pins must also be connected if they are being used in the end application:

- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSCI and OSCO pins when an external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins are used when external voltage reference for analog modules is implemented

Note: The AVDD and AVss pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

MINIMUM CONNECTIONS C2⁽²⁾ Vdd ŹR1 Vss VDD R2 MCLR VCAP (1) C1 PIC24FV16KM204 Vdd Vss C6⁽²⁾ C3(2) VDD Vss

RECOMMENDED

Key (all values are recommendations):

C5⁽²⁾

AVDD

AVSS

700

/SS

C4(2)

C1 through C6: 0.1 $\mu\text{F},$ 20V ceramic

C7: 10 µF, 16V tantalum or ceramic

R1: 10 kΩ

R2: 100Ω to 470Ω

- Note 1: See Section 2.4 "Voltage Regulator Pin (VCAP)" for an explanation of VCAP pin connections.
 - 2: The example shown is for a PIC24F device with five VDD/Vss and AVDD/AVss pairs. Other devices may have more or less pairs; adjust the number of decoupling capacitors appropriately.

© 2013 Microchip Technology Inc.

2.2 Power Supply Pins

2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS, is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1 μ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device, with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of $0.01 \ \mu\text{F}$ to $0.001 \ \mu\text{F}$. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., $0.1 \ \mu\text{F}$ in parallel with $0.001 \ \mu\text{F}$).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits, including microcontrollers, to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μF to 47 μF .


2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: device Reset, and device programming and debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the MCLR pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the $\overline{\text{MCLR}}$ pin should be placed within 0.25 inch (6 mm) of the pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



2.4 Voltage Regulator Pin (VCAP)

Note:	This	section	appl	ies	or	ıly	to
	PIC24	FV16KM	devices	with	an	on-	chip
	voltage	e regulato	or.				

Some of the PIC24FV16KM devices have an internal voltage regulator. These devices have the voltage regulator output brought out on the VCAP pin. On the PIC24F K devices with regulators, a low-ESR (< 5 Ω) capacitor is required on the VCAP pin to stabilize the voltage regulator output. The VCAP pin must not be connected to VDD and must use a capacitor of 10 μ F connected to ground. The type can be ceramic or tantalum. Suitable examples of capacitors are shown in Table 2-1. Capacitors with equivalent specifications can be used.

Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.

The placement of this capacitor should be close to VCAP. It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to **Section 27.0** "**Electrical Characteristics**" for additional information. Refer to Section 27.0 "Electrical Characteristics" for information on VDD and VDDCORE.

FIGURE 2-3: FREQUENCY vs. ESR PERFORMANCE FOR SUGGESTED VCAP




TABLE 2-1: SUITABLE CAPACITOR EQUIVALENTS

Make	Part #	Nominal Capacitance	Base Tolerance	Rated Voltage	Temp. Range
TDK	C3216X7R1C106K	10 µF	±10%	16V	-55 to +125°C
TDK	C3216X5R1C106K	10 µF	±10%	16V	-55 to +85°C
Panasonic	ECJ-3YX1C106K	10 µF	±10%	16V	-55 to +125°C
Panasonic	ECJ-4YB1C106K	10 µF	±10%	16V	-55 to +85°C
Murata	GRM32DR71C106KA01L	10 µF	±10%	16V	-55 to +125°C
Murata	GRM31CR61C106KC31L	10 µF	±10%	16V	-55 to +85°C

2.4.1 CONSIDERATIONS FOR CERAMIC CAPACITORS

In recent years, large value, low-voltage, surface-mount ceramic capacitors have become very cost effective in sizes up to a few tens of microfarad. The low-ESR, small physical size and other properties make ceramic capacitors very attractive in many types of applications.


Ceramic capacitors are suitable for use with the internal voltage regulator of this microcontroller. However, some care is needed in selecting the capacitor to ensure that it maintains sufficient capacitance over the intended operating range of the application.

Typical low-cost, 10 μ F ceramic capacitors are available in X5R, X7R and Y5V dielectric ratings (other types are also available, but are less common). The initial tolerance specifications for these types of capacitors are often specified as ±10% to ±20% (X5R and X7R), or -20%/+80% (Y5V). However, the effective capacitance that these capacitors provide in an application circuit will also vary based on additional factors, such as the applied DC bias voltage and the temperature. The total in-circuit tolerance is, therefore, much wider than the initial tolerance specification.

The X5R and X7R capacitors typically exhibit satisfactory temperature stability (ex: $\pm 15\%$ over a wide temperature range, but consult the manufacturer's data sheets for exact specifications). However, Y5V capacitors typically have extreme temperature tolerance specifications of $\pm 22\%/-82\%$. Due to the extreme temperature tolerance, a 10 µF nominal rated Y5V type capacitor may not deliver enough total capacitance to meet minimum internal voltage regulator stability and transient response requirements. Therefore, Y5V capacitors are not recommended for use with the internal regulator if the application must operate over a wide temperature range.

In addition to temperature tolerance, the effective capacitance of large value ceramic capacitors can vary substantially, based on the amount of DC voltage applied to the capacitor. This effect can be very significant, but is often overlooked or is not always documented.

A typical DC bias voltage vs. capacitance graph for X7R type capacitors is shown in Figure 2-4.



When selecting a ceramic capacitor to be used with the internal voltage regulator, it is suggested to select a high-voltage rating, so that the operating voltage is a small percentage of the maximum rated capacitor voltage. For example, choose a ceramic capacitor rated at 16V for the 3.3V or 2.5V core voltage. Suggested capacitors are shown in Table 2-1.

2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100Ω.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits, and pins, Voltage Input High (VIH) and Voltage Input Low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins), programmed into the device, matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

For more information on available Microchip development tools connection requirements, refer to **Section 26.0 "Development Support"**.

2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency Primary Oscillator and a low-frequency Secondary Oscillator (refer to for Section 9.0 "Oscillator Configuration" details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-5. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins and other signals, in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times, and other similar noise).

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):


- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[™] and PICmicro[®] Devices"
- AN849, "Basic PICmicro[®] Oscillator Design"
- AN943, "Practical PICmicro[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

2.7 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k Ω to 10 k Ω resistor to Vss on unused pins and drive the output to logic low.

FIGURE 2-5: SU

SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



NOTES:

3.0 CPU

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive refer
	intended to be a comprehensive refer-
	ence source. For more information on the
	CPU, refer to the "PIC24F Family
	Reference Manual", "CPU" (DS39703).

The PIC24F CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M instructions of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.

PIC24F devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can act as a data, address or address offset register. The 16th working register (W15) operates as a Software Stack Pointer (SSP) for interrupts and calls.

The upper 32 Kbytes of the Data Space (DS) memory map can optionally be mapped into program space at any 16K word boundary of either program memory or data EEPROM memory, defined by the 8-bit Program Space Visibility Page Address (PSVPAG) register. The program to Data Space mapping feature lets any instruction access program space as if it were Data Space.

The Instruction Set Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported, either directly, or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs.

The core supports Inherent (no operand), Relative, Literal, Memory Direct and three groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes depending upon their functional requirements. For most instructions, the core is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing trinary operations (i.e., A + B = C) to be executed in a single cycle.

A high-speed, 17-bit by 17-bit multiplier has been included to significantly enhance the core arithmetic capability and throughput. The multiplier supports Signed, Unsigned and Mixed mode, 16-bit by 16-bit or 8-bit by 8-bit integer multiplication. All multiply instructions execute in a single cycle.

The 16-bit ALU has been enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It operates in conjunction with the REPEAT instruction looping mechanism and a selection of iterative divide instructions to support 32-bit (or 16-bit), divided by 16-bit integer signed and unsigned division. All divide operations require 19 cycles to complete but are interruptible at any cycle boundary.


The PIC24F has a vectored exception scheme with up to eight sources of non-maskable traps and up to 118 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.

A block diagram of the CPU is illustrated in Figure 3-1.

3.1 Programmer's Model


Figure 3-2 displays the programmer's model for the PIC24F. All registers in the programmer's model are memory mapped and can be manipulated directly by instructions.

Table 3-1 provides a description of each register. All registers associated with the programmer's model are memory mapped.



Register(s) Name	Description
W0 through W15	Working Register Array
PC	23-Bit Program Counter
SR	ALU STATUS Register
SPLIM	Stack Pointer Limit Value Register
TBLPAG	Table Memory Page Address Register
PSVPAG	Program Space Visibility Page Address Register
RCOUNT	Repeat Loop Counter Register
CORCON	CPU Control Register

PIC24FV16KM204 FAMILY



PIC24FV16KM204 FAMILY

3.2 CPU Control Registers

REGISTER 3-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HSC								
	_	—	_	_	_	—	DC								
bit 15							bit 8								
R/W-0, HS	6C ⁽¹⁾ R/W-0, HSC ⁽¹⁾	R/W-0, HSC ⁽¹⁾													
IPL2 ⁽²⁾		IPL0 ⁽²⁾	R-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC								
bit 7		IPL0	RA	N	OV	Z	C bit 0								
							bit 0								
Legend:		HSC = Hardwa													
-	= Readable bit W = Writable bit U = Unimplemented bit, read as '0'														
-n = Value		'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	nown								
bit 15-9	15-9 Unimplemented: Read as '0'														
bit 8	DC: ALU Half Carry/Borrow bit														
		1 = A carry-out from the 4 th low-order bit (for byte-sized data) or 8 th low-order bit (for word-sized data													
		of the result occurred													
bit 7-5	-	0 = No carry-out from the 4 th or 8 th low-order bit of the result has occurred $ \mathbf{P} < 2:0>: CPU Interrupt Priority evel Status bits(1,2)$													
DIL 7-5		IPL<2:0>: CPU Interrupt Priority Level Status bits ^(1,2) 111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled													
		errupt Priority Lev		user interrupt											
		errupt Priority Lev	• • •												
		errupt Priority Leverrupt Priority Leverrupt Priority Lever													
		errupt Priority Lev													
		errupt Priority Lev													
		errupt Priority Lev	vel is 0 (8)												
bit 4	RA: REPEAT L	•													
	1 = REPEAT 0	op in progress op not in progres:	-												
bit 3	N: ALU Negati		5												
DIL D	1 = Result was														
		s non-negative (ze	ero or positiv	ve)											
bit 2	OV: ALU Over	flow bit													
		ccurred for signe	d (2's compl	ement) arithme	etic in this arith	nmetic operatio	on								
		w has occurred													
bit 1	Z: ALU Zero bi														
		on, which effects ecent operation,	•				esult)								
bit 0	C: ALU Carry/						sourty								
1 = A carry-out from the Most Significant bit (MSb) of the result occurred															
	0 = No carry-o	ut from the Most	Significant b	it (MSb) of the	result occurre	d									
Note 1:	The IPLx Status bits	are read-only wh	en NSTDIS	(INTCON1<15	5>) = 1.										
2:	The IPL<2:0> Status	-		-		o form the CPL	J Interrupt								
	Priority Level (IPL).	The value in pare	ntheses indi	cates the IPL	when IPL3 = 1										

PIC24FV16KM204 FAMILY

REGISTER 3-2: CORCON: CPU CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_			—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	R/C-0, HSC	R/W-0	U-0	U-0
—	—	—	—	IPL3 ⁽¹⁾	PSV	—	—
bit 7							bit 0

Legend:	C = Clearable bit	HSC = Hardware Settable/Clearable bit							
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'						
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown						

bit 15-4	Unimplemented: Read as '0'
bit 3	IPL3: CPU Interrupt Priority Level Status bit ⁽¹⁾
	 1 = CPU Interrupt Priority Level is greater than 7 0 = CPU Interrupt Priority Level is 7 or less
bit 2	PSV: Program Space Visibility in Data Space Enable bit
	1 = Program space is visible in Data Space
	0 = Program space is not visible in Data Space
bit 1-0	Unimplemented: Read as '0'

Note 1: User interrupts are disabled when IPL3 = 1.

3.3 Arithmetic Logic Unit (ALU)

The PIC24F ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

The PIC24F CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware division for 16-bit divisor.

3.3.1 MULTIPLIER

The ALU contains a high-speed, 17-bit x 17-bit multiplier. It supports unsigned, signed or mixed sign operation in several multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

3.3.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn), and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.3.3 MULTI-BIT SHIFT SUPPORT

The PIC24F ALU supports both single bit and single-cycle, multi-bit arithmetic and logic shifts. Multi-bit shifts are implemented using a shifter block, capable of performing up to a 15-bit arithmetic right shift, or up to a 15-bit left shift, in a single cycle. All multi-bit shift instructions only support Register Direct Addressing for both the operand source and result destination.

A full summary of instructions that use the shift operation is provided in Table 3-2.

TABLE 3-2: INSTRUCTIONS THAT USE THE SINGLE AND MULTI-BIT SHIFT OPERATION

Instruction	Description
ASR	Arithmetic shift right source register by one or more bits.
SL	Shift left source register by one or more bits.
LSR	Logical shift right source register by one or more bits.

4.0 MEMORY ORGANIZATION

As with Harvard architecture devices, the PIC24F microcontrollers feature separate program and data memory space and busing. This architecture also allows the direct access of program memory from the Data Space (DS) during code execution.

4.1 Program Address Space

The program address memory space of the PIC24F devices is 4M instructions. The space is addressable by a 24-bit value derived from either the 23-bit Program Counter (PC) during program execution, or from a table operation or Data Space remapping, as described in Section 4.3 "Interfacing Program and Data Memory Spaces".

The user access to the program memory space is restricted to the lower half of the address range (000000h to 7FFFFh). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

Memory maps for the PIC24FV16KM204 family of devices are displayed in Figure 4-1.




FIGURE 4-1: PROGRAM SPACE MEMORY MAP FOR PIC24FXXXXX FAMILY DEVICES

4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with Data Memory Space Addressing and makes it possible to access data in the program memory space.

4.1.2 HARD MEMORY VECTORS

All PIC24F devices reserve the addresses between 00000h and 000200h for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 000000h with the actual address for the start of code at 000002h.

PIC24F devices also have two Interrupt Vector Tables, located from 000004h to 0000FFh, and 000104h to 0001FFh. These vector tables allow each of the many device interrupt sources to be handled by separate ISRs. **Section 8.1 "Interrupt Vector Table (IVT)**" discusses the Interrupt Vector Tables in more detail.

4.1.3 DATA EEPROM

In the PIC24FV16KM204 family, the data EEPROM is mapped to the top of the user program memory space, starting at address, 7FFE00, and expanding up to address, 7FFFF.

The data EEPROM is organized as 16-bit-wide memory and 256 words deep. This memory is accessed using Table Read and Write operations similar to the user code memory.

4.1.4 DEVICE CONFIGURATION WORDS

Table 4-1 provides the addresses of the device Configuration Words for the PIC24FV16KM204 family. Their location in the memory map is displayed in Figure 4-1.

Refer to **Section 25.1 "Configuration Bits**" for more information on device Configuration Words.

TABLE 4-1:DEVICE CONFIGURATION
WORDS FOR PIC24FXXXXX
FAMILY DEVICES

Configuration Word	Configuration Word Addresses
FBS	F80000
FGS	F80004
FOSCSEL	F80006
FOSC	F80008
FWDT	F8000A
FPOR	F8000C
FICD	F8000E

FIGURE 4-2: PROGRAM MEMORY ORGANIZATION msw most significant word least significant word PC Address (Isw Address) Address 23 16 8 Λ 000000h 000001h 00000000 0000000 000002h 000003h 000004h 00000000 000005h 0000000 000006h 000007h Instruction Width Program Memory Phantom' Byte (read as '0')

4.2 Data Address Space

The PIC24F core has a separate, 16-bit-wide data memory space, addressable as a single linear range. The Data Space is accessed using two Address Generation Units (AGUs), one each for read and write operations. The Data Space memory map is displayed in Figure 4-3.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the Data Space. This gives a Data Space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15>=0) is used for implemented memory addresses, while the upper half (EA<15>=1) is reserved for the Program Space Visibility (PSV) area (see Section 4.3.3 "Reading Data From Program Memory Using Program Space Visibility").

Depending on the particular device, PIC24FV16KM family devices implement either 512 or 1024 words of data memory. Should an EA point to a location outside of this area, an all zero word or byte will be returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte-addressable, 16-bit-wide blocks. Data is aligned in data memory and registers as 16-bit words, but all the Data Space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.




FIGURE 4-3: DATA SPACE MEMORY MAP FOR PIC24FXXXXX FAMILY DEVICES⁽³⁾

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] devices and improve Data Space memory usage efficiency, the PIC24F instruction set supports both word and byte operations. As a consequence of byte accessibility, all EA calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word, which contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, the data memory and the registers are organized as two parallel, byte-wide entities with shared (word) address decode, but separate write lines. Data byte writes only write to the corresponding side of the array or register, which matches the byte address.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap will be generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed, but the write will not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB; the MSB is not modified.

A Sign-Extend (SE) instruction is provided to allow the users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions operate only on words.

4.2.3 NEAR DATA SPACE

The 8-Kbyte area between 0000h and 1FFFh is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. The remainder of the Data Space is addressable indirectly. Additionally, the whole Data Space is addressable using MOV instructions, which support Memory Direct Addressing (MDA) with a 16-bit address field. For PIC24FV16KM204 family devices, the entire implemented data memory lies in Near Data Space (NDS).

4.2.4 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0000h to 07FFh, are primarily occupied with Special Function Registers (SFRs). These are used by the PIC24F core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by that module. Much of the SFR space contains unused addresses; these are read as '0'. The SFR space, where the SFRs are actually implemented, is provided in Table 4-2. Each implemented area indicates a 32-byte region where at least one address is implemented as an SFR. A complete listing of implemented SFRs, including their addresses, is provided in Table 4-3 through Table 4-26.

				SFR Space A	ddress			
	xx00	xx20	xx40	xx60	xx80	xxA0	xxC0	xxE0
000h		Core		ICN	Interrupts		_	
100h	Timers	CLC			/SCCP			
200h	MSSP	UART	Op Amp	DAC	—	I/	0	
300h		A/D/C	CMTU		—	—	—	—
400h	—	—	—	—	—	—	—	ANSEL
500h	—	—	—	—	—	—	—	—
600h		RTCC/Comp	_	Band Gap		_	_	
700h	_		System/ HLVD	NVM/PMD			_	_

TABLE 4-2: IMPLEMENTED REGIONS OF SFR DATA SPACE

Legend: — = No implemented SFRs in this block.

TABLE 4-3:CPU CORE REGISTERS MAP

TABLE	4-3.	UP		KE KEGI	STERS													
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREG0	0h								W	/REG0								0000
WREG1	2h								W	/REG1								0000
WREG2	4h	WREG2													0000			
WREG3	6h	WREG3													0000			
WREG4	8h								W	/REG4								0000
WREG5	Ah								W	/REG5								0000
WREG6	Ch								W	/REG6								0000
WREG7	Eh								W	/REG7								0000
WREG8	10h								W	/REG8								0000
WREG9	12h								W	/REG9								0000
WREG10	14h								W	REG10								0000
WREG11	16h								W	REG11								0000
WREG12	18h								W	REG12								0000
WREG13	1Ah								W	REG13								0000
WREG14	1Ch								W	REG14								0000
WREG15	1Eh								W	REG15								0800
SPLIM	20h								SPLI	V Register								xxxx
PCL	2Eh								PCL	Register								0000
PCH	30h	_				—	—		—	PCH7	PCH6	PCH5	PCH4	PCH3	PCH2	PCH1	PCH0	0000
TBLPAG	32h	_				—	—		—	TBLPAG7	TBLPAG6	TBLPAG5	TBLPAG4	TBLPAG3	TBLPAG2	TBLPAG1	TBLPAG0	0000
PSVPAG	34h	_				-	—	_	_	PSVPAG7	PSVPAG6	PSVPAG5	PSVPAG4	PSVPAG3	PSVPAG2	PSVPAG1	PSVPAG0	0000
RCOUNT	36h	RCOUNT Register xx											xxxx					
SR	42h	_				-	—	_	DC	IPL2	IPL1	IPL0	RA	Ν	OV	Z	С	0000
CORCON	44h	_		_		-	—	_	—	—	—	_	_	IPL3	PSV	_	—	0000
DISICNT	52h	_	-	DISICNT13	DISICNT12	DISICNT11	DISICNT10	DISICNT9	DISICNT8	DISICNT7	DISICNT6	DISICNT5	DISICNT4	DISICNT3	DISICNT2	DISICNT1	DISICNT0	xxxx

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

TABLE 4-4: ICN REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNPD1	56h	CN15PDE ^(1,2)	CN14PDE	CN13PDE	CN12PDE	CN11PDE	CN10PDE ⁽²⁾	CN9PDE ^(1,2)	-	CN7PDE(1,2)	CN6PDE	CN5PDE	CN4PDE	CN3PDE	CN2PDE	CN1PDE	CN0PDE	0000
CNPD2	58h	CN31PDE ⁽²⁾	CN30PDE	CN29PDE	CN28PDE ⁽²⁾	CN27PDE ^(1,2)	CN26PDE ⁽²⁾	CN25PDE ⁽²⁾	CN24PDE ^(1,2)	CN23PDE	CN22PDE	CN21PDE	CN20PDE ⁽²⁾	CN19PDE ⁽²⁾	CN18PDE ⁽²⁾	CN17PDE ⁽²⁾	CN16PDE ^(1,2)	0000
CNPD3	5Ah	_	—	—	_	_	_	_	_	—	—	_	CN36PDE ⁽²⁾	CN35PDE ⁽²⁾	CN34PDE ⁽²⁾	CN33PDE ⁽²⁾	CN32PDE ⁽²⁾	0000
CNEN1	62h	CN15IE ^(1,2)	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE ⁽²⁾	CN9IE ^(1,2)	_	CN7IE ^(1,2)	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	64h	CN31IE ⁽²⁾	CN30IE	CN29IE	CN28IE ⁽²⁾	CN27IE ^(1,2)	CN26IE ⁽²⁾	CN25IE ⁽²⁾	CN24IE ^(1,2)	CN23IE	CN22IE	CN21IE	CN20IE ⁽²⁾	CN19IE ⁽²⁾	CN18IE ⁽²⁾	CN17IE ⁽²⁾	CN16IE ^(1,2)	0000
CNEN3	66h	_	—	—	_	_	_	_	_	—	—	_	CN36IE ⁽²⁾	CN35IE ⁽²⁾	CN34IE ⁽²⁾	CN33IE ⁽²⁾	CN32IE ⁽²⁾	0000
CNPU1	6Eh	CN15PUE ^(1,2)	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE ⁽²⁾	CN9PUE ^(1,2)	_	CN7PUE ^(1,2)	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	70h	CN31PUE ⁽²⁾	CN30PUE	CN29PUE	CN28PUE ⁽²⁾	CN27PUE ^(1,2)	CN26PUE ⁽²⁾	CN25PUE ⁽²⁾	CN24PUE ^(1,2)	CN23PUE	CN22PUE	CN21PUE	CN20PUE ⁽²⁾	CN19PUE ⁽²⁾	CN18PUE ⁽²⁾	CN17PUE ⁽²⁾	CN16PUE ^(1,2)	0000
CNPU3	72h	_	_	_	_	_	_	_	_	_	_	_	CN36PUE ⁽²⁾	CN35PUE ⁽²⁾	CN34PUE ⁽²⁾	CN33PUE ⁽²⁾	CN32PUE ⁽²⁾	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

Note 1: These bits are available only on 28-pin devices

2: These bits are available only on 44-pin devices

IADLE 4	-J.		RRUPI	CONT	VOLLE	N NLO	SILK											
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset
INTCON1	80h	NSTDIS	—	—	—	—	—	—	—	—	—	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—	0000
INTCON2	82h	ALTIVT	DISI	_	—	—	_	_	_	_	_	—	_	_	INT2EP	INT1EP	INT0EP	0000
IFS0	84h	NVMIF	_	AD1IF	U1TXIF	U1RXIF	_	_	CCT2IF	CCT1IF	CCP4IF	CCP3IF	_	T1IF	CCP2IF	CCP1IF	INT0IF	0000
IFS1	86h	U2TXIF	U2RXIF	INT2IF	CCT4IF	CCT3IF	_	_	_	_	CCP5IF	_	INT1IF	CNIF	CMIF	BCL1IF	SSP1IF	0000
IFS2	88h	_	_	_	_	_	_	CCT5IF	_	_	_	_	_	_	_	_	_	0000
IFS3	8Ah	_	RTCIF	_	_	_	_	_	_	_	_	_	_	_	BCL2IF	SSP2IF	_	0000
IFS4	8Ch	DAC2IF	DAC1IF	CTMUIF	_	_	_	_	HLVDIF	_	_	_	_	_	U2ERIF	U1ERIF	_	0000
IFS5	8Eh	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	ULPWUIF	0000
IFS6	90h	_	_	_	_	—	_	_	_	_	_	_	—	_	_	CLC2IF	CLC1IF	0000
IEC0	94h	NVMIE	_	AD1IE	U1TXIE	U1RXIE	_	_	CCT2IE	CCT1IE	CCP4IE	CCP3IE	—	T1IE	CCP2IE	CCP1IE	INT0IE	0000
IEC1	96h	U2TXIE	U2RXIE	INT2IE	CCT4IE	CCT3IE	_	_	_	_	CCP5IE	_	INT1IE	CNIE	CMIE	BCL1IE	SSP1IE	0000
IEC2	98h	_	_	_	_	—	_	CCT5IE	_	_	_	_	_	_	_	—	—	0000
IEC3	9Ah	_	RTCIE	_	_	—	_	_	_	_	_	_	_	_	BCL2IE	SSP2IE	_	0000
IEC4	9Ch	DAC2IE	DAC1IE	CTMUIE	—	_	-	_	HLVDIE	_	-	-	_	_	U2ERIE	U1ERIE	_	0000
IEC5	9Eh	_	_		_	_	-	_	_	_	-	-	_	_	_	_	ULPWUIE	0000
IEC6	A0h	_	_		—	_		_	_	_	-	-	_	_	-	CLC2IE	CLC1IE	0000
IPC0	A4h	_	T1IP2	T1IP1	T1IP0		CCP2IP2	CCP2IP1	CCP2IP0	_	CCP1IP2	CCP1IP1	CCP1IP0	_	INT0IP2	INT0IP1	INT0IP0	4444
IPC1	A6h	_	CCT1IP2	CCT1IP1	CCT1IP0	_	CCP4IP2	CCP4IP1	CCP4IP0	_	CCP3IP2	CCP3IP1	CCP3IP0	_	_	_	_	4440
IPC2	A8h	_	U1RXIP2	U1RXIP1	U1RXIP0	_	-	_	_	_	_	_	_	_	CCT2IP2	CCT2IP1	CCT2IP0	4004
IPC3	AAh	_	NVMIP2	NVMIP1	NVMIP0	_		_	_	_	AD1IP2	AD1IP1	AD1IP0	_	U1TXIP2	U1TXIP1	U1TXIP0	4044
IPC4	ACh	_	CNIP2	CNIP1	CNIP0	_	CMIP2	CMIP1	CMIP0	_	BCL1IP2	BCL1IP1	BCL1IP0	_	SSP1IP2	SSP1IP1	SSP1IP0	4444
IPC5	AEh	_	_		—	_	CCP5IP2	CCP5IP1	CCP5IP0	_	_	_	_	_	INT1IP2	INT1IP1	INT1IP0	0404
IPC6	B0h	_	CCT3IP2	CCT3IP1	CCT3IP0	—	-	_	_	_			—	_	-	—	—	4000
IPC7	B2h	_	U2TXIP2	U2TXIP1	U2TXIP0	_	U2RXIP2	U2RXIP1	U2RXIP0	_	INT2IP2	INT2IP1	INT2IP0	_	CCT4IP2	CCT4IP1	CCT4IP0	4444
IPC10	B8h	_	_		—	_	-	_	_	_	CCT5IP2	CCT5IP1	CCT5IP0	_	_	_	_	0040
IPC12	BCh	_	_	_	_	—	BCL2IP2	BCL2IP1	BCL2IP0	_	SSP2IP2	SSP2IP1	SSP2IP0	_	-	_	_	0440
IPC15	C2h	_	_	_	_	—	RTCIP2	RTCIP1	RTCIP0	_	-	-	—	_	-	_	_	0400
IPC16	C4h	_	_	_	_	—	U2ERIP2	U2ERIP1	U2ERIP0	_	U1ERIP2	U1ERIP1	U1ERIP0	_	_	_	_	0440
IPC18	C8h	_	_	_	_	—	—	—	—	_	—	—	—	_	HLVDIP2	HLVDIP1	HLVDIP0	0004
IPC19	CAh	_	DAC2IP2	DAC2IP1	DAC2IP0	—	DAC1IP2	DAC1IP1	DAC1IP0	_	CTMUIP2	CTMUIP1	CTMUIP0	_	—	—	—	4440
IPC20	CCh	_	_	—	—	—	_	_	—	_	—	—	—	_	ULPWUIP2	ULPWUIP1	ULPWUIP0	0004
IPC24	D4h	_	_	_	_		_	_	_	_	CLC2IP2	CLC2IP1	CLC2IP0	_	CLC1IP2	CLC1IP1	CLC1IP0	0044
INTTREG	E0h	CPUIRQ	_	VHOLD	_	ILR3	ILR2	ILR1	ILR0	_	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0	0000

TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP

TABLE 4-6: TIMER1 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	100h		Timer1 Register													xxxx		
PR1	102h								Timer1	Period Regis	ster							FFFF
T1CON	104h	TON	—	TSIDL	_	_	_	TECS1	TECS0	_	TGATE	TCKPS1	TCKPS0	_	TSYNC	TCS	_	0000
Lanandi																		

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved.

TABLE 4-7: CLC1-2 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CLC1CONL	122h	LCEN	—	_	—	INTP	INTN	—	—	LCOE	LCOUT	LCPOL	—	_	MODE2	MODE1	MODE0	0000
CLC1CONH	124h	_	_		_	_	_	_	_	_	_	_	_	G4POL	G3POL	G2POL	G1POL	0000
CLC1SEL	126h	_	DS42	DS41	DS40		DS32	DS31	DS30		DS22	DS21	DS20	_	DS12	DS11	DS10	0000
CLC1GLSL	12Ah	G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N	G1D4T	G1D4N	G1D3T	G1D3N	G1D2T	G1D2N	G1D1T	G1D1N	0000
CLC1GLSH	12Ch	G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N	G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N	0000
CLC2CONL ⁽¹⁾	12Eh	LCEN	_		_	INTP	INTN	_	_	LCOE	LCOUT	LCPOL	_	_	MODE2	MODE1	MODE0	0000
CLC2CONH ⁽¹⁾	130h	_	_		_	_	_	_	_	_	_	_	_	G4POL	G3POL	G2POL	G1POL	0000
CLC2SEL ⁽¹⁾	132h	_	DS42	DS41	DS40	_	DS32	DS31	DS30	_	DS22	DS21	DS20	_	DS12	DS11	DS10	0000
CLC2GLSL ⁽¹⁾	136h	G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N	G1D4T	G1D4N	G1D3T	G1D3N	G1D2T	G1D2N	G1D1T	G1D1N	0000
CLC2GLSH ⁽¹⁾	138h	G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N	G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N	0000

Legend: x = unknown, u = unchanged, --- = unimplemented, q = value depends on condition, r = reserved.

TABLE 4-8: MCCP1 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Rese
CCP1CON1L	140h	CCPON	—	CCPSIDL	r	TMRSYNC	CLKSEL2	CLKSEL1	CLKSEL0	TMRPS1	TMRPS0	T32	CCSEL	MOD3	MOD2	MOD1	MOD0	0000
CCP1CON1H	142h	OPSSRC	RTRGEN	_	_	OPS3	OPS2	OPS1	OPS0	TRIGEN	ONESHOT	ALTSYNC	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	0000
CCP1CON2L	144h	PWMRSEN	ASDGM	_	SSDG	_	_	_	_	ASDG7	ASDG6	ASDG5	ASDG4	ASDG3	ASDG2	ASDG1	ASDG0	0000
CCP1CON2H	146h	OENSYNC	_	OCFEN	OCEEN	OCDEN	OCCEN	OCBEN	OCAEN	ICGSM1	ICGSM0	_	AUXOUT1	AUXOUT0	ICS2	ICS1	ICS0	0100
CCP1CON3L	148h	_																0000
CCP1CON3H	14Ah	OETRIG	OSCNT2	OSCNT1	OSCNT0	_	OUTM2	OUTM1	OUTM0	_	_	POLACE	POLBDF	PSSACE1	PSSACE0	PSSBDF1	PSSBDF0	0000
CCP1STATL	14Ch	_															0000	
CCP1TMRL	150h							MCCI	P1 Time Ba	se Register	Low Word							0000
CCP1TMRH	152h							MCCF	P1 Time Ba	se Register	High Word							0000
CCP1PRL	154h							MCCP1	Fime Base F	Period Regis	ster Low Wor	ď						FFFF
CCP1PRH	156h							MCCP1 T	īme Base F	Period Regis	ster High Wo	rd						FFFF
CCP1RAL	158h							O	utput Comp	are 1 Data \	Nord A							0000
CCP1RBL	15Ch							O	utput Comp	are 1 Data \	Nord B							0000
CCP1BUFL	160h							Input	Capture 1 I	Data Buffer	Low Word							0000
CCP1BUFH	162h							Input	Capture 1	Data Buffer	High Word							0000

Legend: x = unknown, u = unchanged, --- = unimplemented, q = value depends on condition, r = reserved.

TABLE 4-9: MCCP2 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CCP2CON1L	164h	CCPON	—	CCPSIDL	r	TMRSYNC	CLKSEL2	CLKSEL1	CLKSEL0	TMRPS1	TMRPS0	T32	CCSEL	MOD3	MOD2	MOD1	MOD0	0000
CCP2CON1H	166h	OPSSRC	RTRGEN	_	_	IOPS3	IOPS2	IOPS1	IOPS0	TRIGEN	ONESHOT	ALTSYNC	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	0000
CCP2CON2L	168h	PWMRSEN	ASDGM		SSDG			_	_	ASDG7	ASDG6	ASDG5	ASDG4	ASDG3	ASDG2	ASDG1	ASDG0	0000
CCP2CON2H	16Ah	OENSYNC	_	OCFEN ⁽¹⁾	OCEEN ⁽¹⁾	OCDEN ⁽¹⁾	OCCEN ⁽¹⁾	OCBEN ⁽¹⁾	OCAEN	ICGSM1	ICGSM0	_	AUXOUT1	AUXOUT0	ICSEL2	ICSEL1	ICSEL0	0100
CCP2CON3L	16Ch	_	DT5 DT4 DT3 DT2 DT1 DT0															0000
CCP2CON3H	16Eh	OETRIG	TRIG OSCNT2 OSCNT1 OSCNT0 - OUTM2 ⁽¹⁾ OUTM1 ⁽¹⁾ OUTM0 ⁽¹⁾ POLACE POLBDF ⁽¹⁾ PSSACE1 PSSACE0 PSSBDF1 ⁽¹⁾ PSSBDF															0000
CCP2STATL	170h	_	ETRIG OSCNT2 OSCNT1 OSCNT0 — OUTM2 ⁽¹⁾ OUTM1 ⁽¹⁾ OUTM0 ⁽¹⁾ — — POLACE POLBDF ⁽¹⁾ PSSACE1 PSSACE0 PSSBDF1 ⁽¹⁾ PSSBDF															0000
CCP2TMRL	174h							MCC	P2 Time Ba	ase Register	r Low Word							0000
CCP2TMRH	176h							MCC	P2 Time Ba	se Register	High Word							0000
CCP2PRL	178h							MCCP2	Time Base	Period Regi	ister Low Wo	rd						FFFF
CCP2PRH	17Ah							MCCP2	Time Base I	Period Regi	ster High Wo	rd						FFFF
CCP2RAL	17Ch							0	utput Comp	oare 2 Data	Word A							0000
CCP2RBL	180h							0	utput Comp	oare 2 Data	Word B							0000
CCP2BUFL	184h							Input	Capture 2	Data Buffer	Low Word							0000
CCP2BUFH	186h							Input	Capture 2	Data Buffer	High Word							0000

PIC24FV16KM204 FAMILY

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

TABLE 4-10: MCCP3 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CCP3CON1L ⁽¹⁾	188h	CCPON	_	CCPSIDL	r	TMRSYNC	CLKSEL2	CLKSEL1	CLKSEL0	TMRPS1	TMRPS0	T32	CCSEL	MOD3	MOD2	MOD1	MOD0	0000
CCP3CON1H ⁽¹⁾	18Ah	OPSSRC	RTRGEN	—	_	IOPS3	IOPS2	IOPS1	IOPS0	TRIGEN	ONESHOT	ALTSYNC	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	0000
CCP3CON2L ⁽¹⁾	18Ch	PWMRSEN	ASDGM	—	SSDG	_	_	_	_	ASDG7	ASDG6	ASDG5	ASDG4	ASDG3	ASDG2	ASDG1	ASDG0	0000
CCP3CON2H ⁽¹⁾	18Eh	OENSYNC	—	OCFEN	OCEEN	OCDEN	OCCEN	OCBEN	OCAEN	ICGSM1	ICGSM0	_	AUXOUT1	AUXOUT0	ICS2	ICS1	ICS0	0100
CCP3CON3L ⁽¹⁾	190h	_	- <u> DT5</u> DT4 DT3 DT2 DT1 DT															0000
CCP3CON3H ⁽¹⁾	192h	OETRIG	TRIG OSCNT2 OSCNT1 OSCNT0 - OUTM2 OUTM1 OUTM0 POLACE POLBDF PSSACE1 PSSACE0 PSSBDF1 PSSB															0000
CCP3STAT ⁽¹⁾	194h	_																0000
CCP3TMRL ⁽¹⁾	198h							MCCF	P3 Time Ba	se Register	Low Word							0000
CCP3TMRH ⁽¹⁾	19Ah							MCCF	3 Time Bas	se Register	High Word							0000
CCP3PRL ⁽¹⁾	19Ch							MCCP3 T	ïme Base F	Period Regis	ster Low Wor	ď						FFFF
CCP3PRH ⁽¹⁾	19Eh							МССРЗ Т	ime Base F	eriod Regis	ter High Wor	ď						FFFF
CCP3RAL ⁽¹⁾	1A0h							Οι	utput Compa	are 3 Data V	Nord A							0000
CCP3RBL ⁽¹⁾	1A4h							Ou	utput Compa	are 3 Data V	Nord B							0000
CCP3BUFL ⁽¹⁾	1A8h							Input	Capture 3 [Data Buffer I	Low Word							0000
CCP3BUFH ⁽¹⁾	1AAh							Input	Capture 3 E	Data Buffer H	-ligh Word							0000

 $\label{eq:logend:loge$

TABLE 4-11: SCCP4 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CCP4CON1L ⁽¹⁾	1ACh	CCPON	_	CCPSIDL	r	TMRSYNC	CLKSEL2	CLKSEL1	CLKSEL0	TMRPS1	TMRPS0	T32	CCSEL	MOD3	MOD2	MOD1	MOD0	0000
CCP4CON1H(1)	1AEh	OPSSRC	RTRGEN	_	—	IOPS3	IOPS2	IOPS1	IOPS0	TRIGEN	ONESHOT	ALTSYNC	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	0000
CCP4CON2L ⁽¹⁾	1B0h	PWMRSEN	ASDGM	_	SSDG	_	_	_	_	ASDG7	ASDG6	ASDG5	ASDG4	ASDG3	ASDG2	ASDG1	ASDG0	0000
CCP4CON2H(1)	1B2h	OENSYNC															0100	
CCP4CON3H ⁽¹⁾	1B6h	OETRIG	RIG OSCNT2 OSCNT1 OSCNT0 POLACE PSSACE1 PSSACE0														0000	
CCP4STATL ⁽¹⁾	1B8h	—															0000	
CCP4TMRL ⁽¹⁾	1BCh							SCCP4	1 Time Base	Register Lo	w Word							0000
CCP4TMRH ⁽¹⁾	1BEh							SCCP4	Time Base	Register Hi	gh Word							0000
CCP4PRL ⁽¹⁾	1C0h							SCCP4 Tir	me Base Pe	riod Registe	r Low Word							FFFF
CCP4PRH ⁽¹⁾	1C2h							SCCP4 Tir	ne Base Pe	riod Registe	r High Word							FFFF
CCP4RAL ⁽¹⁾	1C4h							Out	put Compai	re 4 Data Wo	ord A							0000
CCP4RBL ⁽¹⁾	1C8h							Out	put Compai	re 4 Data Wo	ord B							0000
CCP4BUFL ⁽¹⁾	1CCh							Input C	Capture 4 Da	ata Buffer Lo	w Word							0000
CCP4BUFH ⁽¹⁾	1CEh							Input C	apture 4 Da	ata Buffer Hig	gh Word							0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

TABLE 4-12: SCCP5 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CCP5CON1L ⁽¹⁾	1D0h	CCPON		CCPSIDL	r	TMRSYNC	CLKSEL2	CLKSEL1	CLKSEL0	TMRPS1	TMRPS0	T32	CCSEL	MOD3	MOD2	MOD1	MOD0	0000
CCP5CON1H ⁽¹⁾	1D2h	OPSSRC	RTRGEN	_	_	IOPS3	IOPS2	IOPS1	IOPS0	TRIGEN	ONESHOT	ALTSYNC	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	0000
CCP5CON2L ⁽¹⁾	1D4h	PWMRSEN	ASDGM	_	SSDG	_	—	_	_	ASDG7	ASDG6	ASDG5	ASDG4	ASDG3	ASDG2	ASDG1	ASDG0	0000
CCP5CON2H(1)	1D6h	OENSYNC															0100	
CCP5CON3H ⁽¹⁾	1DAh	OETRIG	OSCNT2	OSCNT1	OSCNT0		_	_	_	_	_	POLACE	_	PSSACE1	PSSACE0	_	_	0000
CCP5STATL ⁽¹⁾	1DCh	-															0000	
CCP5TMRL ⁽¹⁾	1E0h							SCCP5	i Time Base	Register Lo	w Word							0000
CCP5TMRH ⁽¹⁾	1E2h							SCCP5	Time Base	Register Hig	gh Word							0000
CCP5PRL ⁽¹⁾	1E4h							SCCP5 Tir	ne Base Pei	iod Register	r Low Word							FFFF
CCP5PRH ⁽¹⁾	1E6h							SCCP5 Tin	ne Base Per	iod Register	High Word							FFFF
CCP5RAL ⁽¹⁾	1E8h							Out	put Compare	e 5 Data Wo	rd A							0000
CCP5RBL ⁽¹⁾	1ECh							Out	put Compare	e 5 Data Wo	rd B							0000
CCP5BUFL ⁽¹⁾	1F0h							Input C	apture 5 Da	ta Buffer Lo	w Word							0000
CCP5BUFH ⁽¹⁾	1F2h							Input C	apture 5 Da	ta Buffer Hig	h Word							0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

TABLE 4-13: MSSP1 (I²C[™]/SPI) REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SSP1BUF	200h	_	_	_	-	_	_	_	_			MSSP1 Re	eceive Buffer	/Transmit R	egister			00xx
SSP1CON1	202h	_	_	_	_	_	_	_	_	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000
SSP1CON2	204h	_	_	_	_	_	_	_	_	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000
SSP1CON3	206h	_	_	_	_	_	_	_	_	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000
SSP1STAT	208h	_	_	_	_	_	_	—	_	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000
SSP1ADD	20Ah	—	—	_	—	_	—	_	_	MSSP1 Address Register in I ² C Slave Mode MSSP1 Baud Rate Reload Register in I ² C Master Mode								
SSP1MSK	20Ch	_	_	_	_	_	_	_	_	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	00FF

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved.

TABLE 4-14: MSSP2 (I²C[™]/SPI) REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SSP2BUF ⁽¹⁾	210h	—	_	—	—		_		_			MSSP2 Re	ceive Buffe	r/Transmit F	Register			00xx
SSP2CON1 ⁽¹⁾	212h	_	_	_	_	_	_	_	_	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000
SSP2CON2 ⁽¹⁾	214h	_	_	_	_	_	_	_	_	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000
SSP2CON3 ⁽¹⁾	216h	_	_	_	_	_	_	_	_	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000
SSP2STAT ⁽¹⁾	218h	_	_	_	_	_	_	_	_	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000
SSP2ADD ⁽¹⁾	21Ah		Ι		Ι	_	-	_	-	MSSP2 Address Register in I ² C Slave Mode MSSP2 Baud Rate Reload Register in I ² C Master Mode								0000
SSP2MSK ⁽¹⁾	21Ch	—	_	_	_		_	_	_	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	00FF

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

TABLE 4-15: UART1 REGISTER MAP

		•																
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	220h	UARTEN	—	USIDL	IREN	RTSMD	-	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U1STA	222h	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	224h	_	_	_	_	_	_	_				UART1 Tra	ansmit Regi	ster				xxxx
U1RXREG	226h	—	_	_		_	_	—				UART1 Re	ceive Regis	ster				0000
U1BRG	228h							E	Baud Rate G	enerator Pres	scaler							0000

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved.

TABLE 4-16: UART2 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE ⁽¹⁾	230h	UARTEN	—	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U2STA ⁽¹⁾	232h	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG ⁽¹⁾	234h	_	_	_	—	_	_	_				UART2 Tra	nsmit Regis	ster				xxxx
U2RXREG ⁽¹⁾	236h	_	_	_	—	_	_	_				UART2 Re	ceive Regis	ter				0000
U2BRG ⁽¹⁾	238h							E	Baud Rate G	enerator Pres	caler							0000

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved.

TABLE 4-17: OP AMP 1 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
AMP1CON ⁽¹⁾	24Ah	AMPEN	—	AMPSIDL	AMPSLP	_	—	—	_	SPDSEL	_	NINSEL2	NINSEL1	NINSEL0	PINSEL2	PINSEL1	PINSEL0	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

Note 1: This registers are available only on PIC24F(V)16KM2XX devices.

TABLE 4-18: OP AMP 2 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
AMP2CON ⁽¹⁾	24Ch	AMPEN	—	AMPSIDL	AMPSLP	_	_	_	_	SPDSEL	_	NINSEL2	NINSEL1	NINSEL0	PINSEL2	PINSEL1	PINSEL0	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

Note 1: This registers are available only on PIC24F(V)16KM2XX devices.

TABLE 4-19: DAC1 REGISTER MAP

File N	ame	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DAC1C	ON ⁽¹⁾	274h	DACEN	_	DACSIDL	DACSLP	DACFM	-	SRDIS	DACTRIG	DACOE	DACTSEL4	DACTSEL3	DACTSEL2	DACTSEL1	DACTSEL0	DACREF1	DACREF0	0000
DAC1D	AT ⁽¹⁾	276h	DACDAT15 ⁽²⁾	DACDAT14 ⁽²⁾	DACDAT13 ⁽²⁾	DACDAT12 ⁽²⁾	DACDAT11 ⁽²⁾	DACDAT10 ⁽²⁾	DACDAT9 ⁽²⁾	DACDAT8 ⁽²⁾	DACDAT7 ⁽²⁾	DACDAT6 ⁽²⁾	DACDAT5 ⁽²⁾	DACDAT4 ⁽²⁾	DACDAT3(2)	DACDAT2(2)	DACDAT1 ⁽²⁾	DACDATO ⁽²⁾	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

Note 1: These registers are available only on PIC24F(V)16KM1XX devices.

2: The 8-bit result format depends on the value of the DACFM control bit.

TABLE 4-20: DAC2 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DAC2CON ⁽¹⁾	278h	DACEN	_	DACSIDL	DACSLP	DACFM	_	SRDIS	DACTRIG	DACOE	DACTSEL4	DACTSEL3	DACTSEL2	DACTSEL1	DACTSEL0	DACREF1	DACREF0	0000
DAC2DAT ⁽¹⁾	27Ah	DACDAT15 ⁽²⁾	DACDAT14 ⁽²⁾	DACDAT13(2)	DACDAT12(2)	DACDAT11 ⁽²⁾	DACDAT10(2)	DACDAT9(2)	DACDAT8 ⁽²⁾	DACDAT7 ⁽²⁾	DACDAT6 ⁽²⁾	DACDAT5 ⁽²⁾	DACDAT4 ⁽²⁾	DACDAT3(2)	DACDAT2(2)	DACDAT1(2)	DACDATO(2)	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

Note 1: These registers are available only on PIC24F(V)16KM2XX devices.

2: The 8-bit result format depends on the value of the DACFM control bit.

TABLE 4-21: PORTA REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11 ^(4,5)	Bit 10 ^(4,5)	Bit 9 ^(4,5)	Bit 8 ^(4,5)	Bit 7 ⁽⁴⁾	Bit 6 ⁽³⁾	Bit 5 ⁽²⁾	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	2C0h	_	_	_	_	TRISA11	TRISA10	TRISA9	TRISA8	TRISA7	TRISA6	—	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	0FDF ⁽¹⁾
PORTA	2C2h	_	_	_	_	RA11	RA10	RA9	RA8	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx
LATA	2C4h	_	_	_	_	LATA11	LATA10	LATA9	LATA8	LATA7	LATA6	_	LATA4	LATA3	LATA2	LATA1	LATA0	xxxx
ODCA	2C6h	_	_	_	_	ODA11	ODA10	ODA9	ODA8	ODA7	ODA6	_	ODA4	ODA3	ODA2	ODA1	ODA0	0000

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved.

Note 1: Reset value depends on the device type; the PIC24F16KM204 value is shown.

2: These bits are only available when MCLRE (FPOR<7>) = 0.

3: These bits are not implemented in FV devices.

4: These bits are not implemented in 20-pin devices.

5: These bits are not implemented in 28-pin devices.

TABLE 4-22: PORTB REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11 ⁽²⁾	Bit 10 ⁽²⁾	Bit 9	Bit 8	Bit 7	Bit 6 ⁽²⁾	Bit 5 ⁽²⁾	Bit 4	Bit 3 ⁽²⁾	Bit 2	Bit 1	Bit 0	All Resets
TRISB	2C8h	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	_{FFFF} (1)
PORTB	2CAh	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
LATB	2CCh	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx
ODCB	2CEh	ODB15	ODB14	ODB13	ODB12	ODB11	ODB10	ODB9	ODB8	ODB7	ODB6	ODB5	ODB4	ODB3	ODB2	ODB1	ODB0	0000

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved.

Note 1: Reset value depends on the device type; the PIC24F16KM204 value is shown.

2: These bits are not implemented in 20-pin devices.

TABLE 4-23: PORTC REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9 ^(2,3)	Bit 8 ^(2,3)	Bit 7 ^(2,3)	Bit 6 ^(2,3)	Bit 5 ^(2,3)	Bit 4 ^(2,3)	Bit 3 ^(2,3)	Bit 2 ^(2,3)	Bit 1 ^(2,3)	Bit 0 ^(2,3)	All Resets
TRISC	2D0h	—	_		_	—		TRISC9	TRISC8	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	03FF ⁽¹⁾
PORTC	2D2h	_		_	_	_	_	RC9	RC8	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx
LATTC	2D4h	_		_	_	_	_	LATC9	LATC8	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	xxxx
ODCC	2D6h	—	_	—	_	_	_	ODC9	ODC8	ODC7	ODC6	ODC5	ODC4	ODC3	ODC2	ODC1	ODC0	0000

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved.

Note 1: Reset value depends on the device type; the PIC24F16KM204 value is shown.

2: These bits are not implemented in 20-pin devices.

3: These bits are not implemented in 28-pin devices.

TABLE 4-24: PAD CONFIGURATION REGISTER MAP

I	File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
F	PADCFG1	2FCh		_	—	_	SDO2DIS ⁽¹⁾	SCK2DIS ⁽¹⁾	SDO1DIS	SCK1DIS	—	—	_	—	_	—	—	_	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

Note 1: These bits are not available on the PIC24F(V)08KM101 device, read as '0'.

TABLE 4-25: A/D REGISTER MAP

File Name	-25: Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All
i lie Name	Auui.	Dit 13	DICIT	Dit 13	Dit 12	DICTI	Dit TO	Dit 9	Dit 0		Dit 0	Dit J	Dit 4	Dit 5	DICZ	Dit 1	Dit	Resets
ADC1BUF0	300h					A/D Da	ata Buffer 0	/Threshold	for Channel 0/	Threshold for	Channel 0 & 1	2 in Window	Compare					xxxx
ADC1BUF1	302h					A/D Da	ata Buffer 1	/Threshold	for Channel 1/	Threshold for	Channel 1 & 1	3 in Window	Compare					xxxx
ADC1BUF2	304h					A/D Da	ata Buffer 2	/Threshold	for Channel 2/	Threshold for	Channel 2 & 1	4 in Window	Compare					XXXX
ADC1BUF3	306h					A/D Da	ata Buffer 3	/Threshold	for Channel 3/	Threshold for	Channel 3 & 1	5 in Window	Compare					xxxx
ADC1BUF4	308h					A/D Da	ata Buffer 4	/Threshold	for Channel 4/	Threshold for	Channel 4 & 1	6 in Window	Compare					xxxx
ADC1BUF5	30Ah					A/D Da	ata Buffer 5	/Threshold	for Channel 5/	Threshold for	Channel 5 & 1	7 in Window	Compare					xxxx
ADC1BUF6	30Ch					A/D Da	ata Buffer 6	/Threshold	for Channel 6/	Threshold for	Channel 6 & 1	8 in Window	Compare					xxxx
ADC1BUF7	30Eh					A/D Da	ata Buffer 7	/Threshold	for Channel 7/	Threshold for	Channel 7 & 1	9 in Window	Compare					xxxx
ADC1BUF8	310h					A/D Da	ata Buffer 8	/Threshold	for Channel 8/	Threshold for	Channel 8 & 2	0 in Window	Compare					xxxx
ADC1BUF9	312h					A/D Da	ata Buffer 9	/Threshold	for Channel 9/	Threshold for	Channel 9 & 2	1 in Window	Compare					xxxx
ADC1BUF10	314h					A/D Data	a Buffer 10/	Threshold	for Channel 10	/Threshold for	r Channel 10 &	22 in Window	w Compare					xxxx
ADC1BUF11	316h					A/D Dat	a Buffer 11/	Threshold	for Channel 11	/Threshold for	Channel 11 &	23 in Window	v Compare					xxxx
ADC1BUF12	318h					A/D Dat	a Buffer 12	/Threshold	for Channel 12	2/Threshold fo	r Channel 0 &	12 in Window	v Compare					xxxx
ADC1BUF13	31Ah					A/D Dat	a Buffer 13	/Threshold	for Channel 13	3/Threshold fo	r Channel 1 &	13 in Window	v Compare					xxxx
ADC1BUF14	31Ch					A/D Dat	a Buffer 14	/Threshold	for Channel 14	4/Threshold fo	r Channel 2 &	14 in Window	v Compare					xxxx
ADC1BUF15	31Eh					A/D Dat	a Buffer 15	/Threshold	for Channel 1	5/Threshold fo	r Channel 3 &	15 in Window	v Compare					xxxx
ADC1BUF16	320h					A/D Dat	a Buffer 16	/Threshold	for Channel 1	6/Threshold fo	r Channel 4 &	16 in Window	v Compare					xxxx
ADC1BUF17	322h					A/D Dat	a Buffer 17	/Threshold	for Channel 1	7/Threshold fo	r Channel 5 &	17 in Window	v Compare					xxxx
ADC1BUF18	324h					A/D Dat	a Buffer 18	/Threshold	for Channel 18	8/Threshold fo	r Channel 6 &	18 in Window	v Compare					xxxx
ADC1BUF19	326h					A/D Dat	a Buffer 19	/Threshold	for Channel 19	9/Threshold fo	r Channel 7 &	19 in Window	v Compare					xxxx
ADC1BUF20	328h					A/D Dat	a Buffer 20	/Threshold	for Channel 20	0/Threshold fo	r Channel 8 &	20 in Window	v Compare					xxxx
ADC1BUF21	32Ah					A/D Dat	a Buffer 21	/Threshold	for Channel 2	1/Threshold fo	r Channel 9 &	21 in Window	v Compare					xxxx
ADC1BUF22	32Ch					A/D Data	a Buffer 22/	Threshold	for Channel 22	2/Threshold for	r Channel 10 &	22 in Window	w Compare					xxxx
ADC1BUF23	32Eh					A/D Data	a Buffer 23/	Threshold	for Channel 23	/Threshold for	r Channel 11 &	23 in Window	w Compare					xxxx
AD1CON1	340h	ADON	_	ADSIDL		_	MODE12	FORM1	FORM0	SSRC3	SSRC2	SSRC1	SSRC0	—	ASAM	SAMP	DONE	0000
AD1CON2	342h	PVCFG1	PVCFG0	NVCFG0		BUFREGEN	CSCNA	_	—	BUFS	SMPI4	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS	0000
AD1CON3	344h	ADRC	EXTSAM		SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD1CHS	348h	CH0NB2	CH0NB1	CH0NB0	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0	CH0NA2	CH0NA1	CH0NA0	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD1CSSH	34Eh	_	CSS30	CSS29	CSS28	CSS27	CSS26	_	_	CSS23	CSS22	CSS21	CSS20 ⁽¹⁾	CSS19 ⁽¹⁾	CSS18	CSS17	CSS16	0000
AD1CSSL	350h	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8 ^(1,2)	CSS7 ^(1,2)	CSS6 ^(1,2)	CSS5 ⁽¹⁾	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON5	354h	ASEN	LPEN	CTMREQ	BGREQ	r	—	ASINT1	ASINT0	_	_	—	_	WM1	WM0	CM1	CM0	0000
AD1CHITH	356h	_	—	—	—	_	_	—	—	CHH23	CHH22	CHH21	CHH20 ⁽¹⁾	CHH19 ⁽¹⁾	CHH18	CHH17	CHH16	0000
AD1CHITL	358h	CHH15	CHH14	CHH13	CHH12	CHH11	CHH10	CHH9	CHH8 ^(1,2)	CHH7 ^(1,2)	CHH6 ^(1,2)	CHH5 ⁽¹⁾	CHH4	CHH3	CHH2	CHH1	CHH0	0000
AD1CTMENH	360h	_	—	—	—	_	_	_	—	CTMEN23	CTMEN22	CTMEN21	CTMEN20 ⁽¹⁾	CTMEN19 ⁽¹⁾	CTMEN18	CTMEN17	CTMEN16	0000
AD1CTMENL	362h	CTMEN15	CTMEN14	CTMEN13	CTMEN12	CTMEN11	CTMEN10	CTMEN9	CTMEN8((1,2)	CTMEN7(1,2)	CTMEN6(1,2)	CTMEN5(1)	CTMEN4	CTMEN3	CTMEN2	CTMEN1	CTMEN0	0000

 $\label{eq:Legend: Legend: Legend: u = unchanged, --= unimplemented, q = value depends on condition, r = reserved.$

Note 1: These bits are not implemented in 20-pin devices.

2: These bits are not implemented in 28-pin devices.

TABLE 4-26: CTMU REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CTMUCON1L	35Ah	CTMUEN	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0	0000
CTMUCON1H	35Ch	EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT	EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0	_	_	0000
CTMUCON2L	35Eh	—	_	—	_			—	-	-	-	_	IRSTEN		DISCHS2	DISCHS1	DISCHS0	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

TABLE 4-27: ANSEL REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ANSA	4E0h	_	_	_	_	—	—	_	_	_	—	—	ANSA4 ⁽²⁾	ANSA3	ANSA2	ANSA1	ANSA0	001F ⁽¹⁾
ANSB	4E2h	ANSB15	ANSB14	ANSB13	ANSB12	-	_	ANSB9	ANSB8	ANSB7	ANSB6 ⁽²⁾	ANSB5 ⁽²⁾	ANSB4	ANSB3 ⁽²⁾	ANSB2	ANSB1	ANSB0	_{F3FF} (1)
ANSC	4E4h	_	—	_	_	_	—	_	_		—	—	—	_	ANSC2 ^(2,3)	ANSC1 ^(2,3)	ANSC0 ^(2,3)	0007 ⁽¹⁾

Legend: x = unknown, u = unchanged, --- = unimplemented, q = value depends on condition, r = reserved.

Note 1: Reset value depends on the device type; the PIC24F16KM204 value is shown.

2: These bits are not implemented in 20-pin devices.

3: These bits are not implemented in 28-pin devices.

TABLE 4-28: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	620h						Alarm Value I	High Register	Window Based	on APTR	<1:0>							xxxx
ALCFGRPT	622h	ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0	ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0	0000 (1)
RTCVAL	624h					F	TCC Value H	igh Register W	/indow Based o	n RTCPT	R<1:0>							xxxx
RCFGCAL	626h	RTCEN	_	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPTR1	RTCPTR0	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	0000 (1)
RTCPWC	628h	PWCEN	PWCPOL	PWCCPRE	PWCSPRE	RTCCLK1	RTCCLK0	RTCOUT1	RTCOUT0	_	_	_	_	_	_	_	_	0000 (1)

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

Note 1: Values are reset only on a VDD POR event.

TABLE 4-29:	COMPARATOR REGISTER MAP	

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMSTAT	630h	CMIDL	—	-	_		C3EVT ⁽¹⁾	C2EVT ⁽¹⁾	C1EVT	_		_	_	_	C3OUT ⁽¹⁾	C2OUT ⁽¹⁾	C10UT	0000
CVRCON	632h	—	_		_		_	—	—	CVREN	CVROE	CVRSS	CVR4	CVR3	CVR2	CVR1	CVR0	0000
CM1CON	634h	CON	COE	CPOL	CLPWR		—	CEVT	COUT	EVPOL1	EVPOL0	—	CREF1	CREF0	_	CCH1	CCH0	0000
CM2CON ⁽¹⁾	636h	CON	COE	CPOL	CLPWR		—	CEVT	COUT	EVPOL1	EVPOL0	—	CREF1 ⁽¹⁾	CREF0	_	CCH1	CCH0	0000
CM3CON ⁽¹⁾	638h	CON	COE	CPOL	CLPWR		—	CEVT	COUT	EVPOL1	EVPOL0	_	CREF1 ⁽¹⁾	CREF0	_	CCH1	CCH0	0000

 $\label{eq:legend: second condition, u = unchanged, --= unimplemented, q = value depends on condition, r = reserved.$

Note 1: These registers and bits are available only on PIC24F(V)16KM2XX devices.

TABLE 4-30: BAND GAP BUFFER CONTROL REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
BUFCON0	670h		_		_		_	_		_					_	BUFREF1	BUFREF0	0001

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved.

TABLE 4-31: CLOCK CONTROL REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	740h	TRAPR	IOPUWR	SBOREN	RETEN	—	-	СМ	PMSLP	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	(Note 1)
OSCCON	742h	_	COSC2	COSC1	COSC0	_	NOSC2	NOSC1	NOSC0	CLKLOCK	_	LOCK	_	CF	SOSCDRV	SOSCEN	OSWEN	(Note 2)
CLKDIV	744h	ROI	DOZE2	DOZE1	DOZE0	DOZEN	RCDIV2	RCDIV1	RCDIV0	_	_	_	_	_	_	_	_	0100
OSCTUN	748h	_	_	_	_	_	_	_	_	_	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	0000
REFOCON	74Eh	ROEN	_	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0	_	_	_	_	_	_	_	_	0000
HLVDCON	756h	HLVDEN	_	HLSIDL	_	_	_	_	_	VDIR	BGVST	IRVST	_	HLVDL3	HLVDL2	HLVDL1	HLVDL0	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved.

Note 1: RCON register Reset values are dependent on the type of Reset.

2: OSCCON register Reset values are dependent on Configuration fuses and by type of Reset.

TABLE 4-32: NVM REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	760h	WR	WREN	WRERR	PGMONLY		_	_	—	_	ERASE	NVMOP5	NVMOP4	NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000
NVMKEY	766h	_	_		_		_		_	NVMKEY7	NVMKEY6	NVMKEY5	NVMKEY4	NVMKEY3	NVMKEY2	NVMKEY1	NVMKEY0	0000

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved.

TABLE 4-33: ULTRA LOW-POWER WAKE-UP REGISTER MAP

File Na	me	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ULPWC	NC	768h	ULPEN		ULPSIDL		_	—	—	ULPSINK	_		—	_	—	—	—		0000

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved.

TABLE 4-34: PMD REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	770h	—	_		—	T1MD	_	—	_	SSP1MD	U2MD ⁽¹⁾	U1MD	_	_	_	_	ADCMD	0000
PMD2	772h				_		_	_	_	_	_	_	CCP5MD ⁽¹⁾	CCP4MD ⁽¹⁾	CCP3MD ⁽¹⁾	CCP2MD	CCP1MD	0000
PMD3	774h				_		CMPMD	RTCCMD	_	_	DAC1MD ⁽¹⁾	_	_	_	_	SSP2MD ⁽¹⁾	_	0000
PMD4	776h	—	_		—	_		_	—		ULPWUMD		—	REFOMD	CTMUMD	HLVDMD	-	0000
PMD6	77Ah	_	_		_	_	_	_	_	_	_	AMP1MD ⁽¹⁾	DAC2MD ⁽¹⁾	AMP2MD ⁽¹⁾	_	_	_	0000
PMD8	77Eh	_	_	_	_	_		—	_	-			—	CLC2MD ⁽¹⁾	CLC1MD	_	_	0000

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved.

4.2.5 SOFTWARE STACK

In addition to its use as a working register, the W15 register in PIC24F devices is also used as a Software Stack Pointer. The pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as depicted in Figure 4-4.

For a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.


Note:	A PC push during exception processing
	will concatenate the SRL register to the
	MSB of the PC prior to the push.


The Stack Pointer Limit Value (SPLIM) register, associated with the Stack Pointer, sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' as all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal, and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation.

Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address, 0DF6 in RAM, initialize the SPLIM with the value, 0DF4.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0800h. This prevents the stack from interfering with the Special Function Register (SFR) space.

Note: A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





4.3 Interfacing Program and Data Memory Spaces

The PIC24F architecture uses a 24-bit-wide program space and 16-bit-wide Data Space (DS). The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Apart from the normal execution, the PIC24F architecture provides two methods by which the program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the Data Space, PSV

Table instructions allow an application to read or write small areas of the program memory. This makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word (lsw) of the program word.

4.3.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Memory Page Address register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit (MSb) of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility Page Address register (PSVPAG) is used to define a 16K word page in the program space. When the MSb of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike the table operations, this limits remapping operations strictly to the user memory area.

See Table 4-35 and Figure 4-5 to know how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a Data Space word.


TABLE 4-35: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access		Program	n Space A	ddress		
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>	
Instruction Access	User	0		PC<22:1>		0	
(Code Execution)			0xx xxxx x	xxx xxxx xxxx xxx0			
TBLRD/TBLWT	User	TB	LPAG<7:0>	Data EA<15:0>			
(Byte/Word Read/Write)		02	xxx xxxx	xxxx xxxx xxxx xxxx			
	Configuration	TB	LPAG<7:0>	Data EA<15:0>			
		1:	xxx xxxx	XXX		xxx	
Program Space Visibility	User	0	PSVPAG<7:	7:0> ⁽²⁾ Data EA<14:0> ⁽¹⁾			
(Block Remap/Read)		0	XXXX XXX	xx			

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

2: PSVPAG can have only two values ('00' to access program memory and FF to access data EEPROM) on the PIC24F16KM family.

FIGURE 4-5: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



4.3.2 DATA ACCESS FROM PROGRAM MEMORY AND DATA EEPROM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program memory without going through Data Space. It also offers a direct method of reading or writing a word of any address within data EEPROM memory. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

Note: The TBLRDH and TBLWTH instructions are not used while accessing data EEPROM memory.

The PC is incremented by 2 for each successive 24-bit program word. This allows program memory addresses to directly map to Data Space addresses. Program memory can thus be regarded as two 16-bit, word-wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

 TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>). In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when byte select is '1'; the lower byte is selected when it is '0'.


 TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom' byte, will always be '0'.

In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Memory Page Address register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.

Note: Only Table Read operations will execute in the configuration memory space, and only then, in implemented areas, such as the Device ID. Table Write operations are not allowed.



4.3.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of Data Space may optionally be mapped into a 16K word page of the program space. This provides transparent access of stored constant data from the Data Space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the Data Space occurs if the MSb of the Data Space, EA, is '1' and PSV is enabled by setting the PSV bit in the CPU Control (CORCON<2>) register. The location of the program memory space to be mapped into the Data Space is determined by the Program Space Visibility Page Address register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits.

By incrementing the PC by 2 for each program memory word, the lower 15 bits of Data Space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads from this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each Data Space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 4-7), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space locations used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note:	PSV access is temporarily disabled during
	Table Reads/Writes.


For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions will require one instruction cycle in addition to the specified execution time. All other instructions will require two instruction cycles in addition to the specified execution time.

For operations that use PSV, which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.

FIGURE 4-7: PROGRAM SPACE VISIBILITY OPERATION



5.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on Flash programming, refer to the "PIC24F Family Reference Manual", "Program Memory" (DS39715).

The PIC24FV16KM204 family of devices contains internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable when operating with VDD over 1.8V.

Flash memory can be programmed in three ways:

- In-Circuit Serial Programming[™] (ICSP[™])
- Run-Time Self-Programming (RTSP)
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows a PIC24FXXXXX device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (which are named PGECx and PGEDx, respectively), and three other lines for power (VDD), ground (VSS) and Master Clear/Program Mode Entry Voltage (MCLR/VPP). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or custom firmware to be programmed. Run-Time Self-Programming (RTSP) is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user may write program memory data in blocks of 32 instructions (96 bytes) at a time, and erase program memory in blocks of 32, 64 and 128 instructions (96,192 and 384 bytes) at a time.

The NVMOP<1:0> (NVMCON<1:0>) bits decide the erase block size.


5.1 Table Instructions and Flash Programming

Regardless of the method used, Flash memory programming is done with the Table Read and Write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a W register, specified in the table instruction, as depicted in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.





5.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 32 instructions or 96 bytes. RTSP allows the user to erase blocks of 1 row, 2 rows and 4 rows (32, 64 and 128 instructions) at a time, and to program one row at a time. It is also possible to program single words.

The 1-row (96 bytes), 2-row (192 bytes) and 4-row (384 bytes) erase blocks, and single row write block (96 bytes) are edge-aligned, from the beginning of program memory.

When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using Table Writes is stored in holding latches until the programming sequence is executed.

Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 32 TBLWT instructions are required to write the full row of memory.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

Note:	Writing	to	а	location	multiple	times,
	without	eras	sing	it, is not i	ecommer	nded.

All of the Table Write operations are single-word writes (two instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

5.3 Enhanced In-Circuit Serial Programming

Enhanced ICSP uses an on-board bootloader, known as the Program Executive (PE), to manage the programming process. Using an SPI data frame format, the Program Executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

5.4 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls the blocks that need to be erased, which memory type is to be programmed and when the programming cycle starts.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 5.5 "Programming Operations"** for further details.

5.5 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

x = Bit is unknown

R/SO-0, HC	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	PGMONLY ⁽⁴⁾	—	_		—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	ERASE	NVMOP5 ⁽¹⁾	NVMOP4 ⁽¹⁾	NVMOP3 ⁽¹⁾	NVMOP2 ⁽¹⁾	NVMOP1 ⁽¹⁾	NVMOP0 ⁽¹⁾

bit 7				bit 0
Legend:	SO = Settable Only bit	HC = Hardware Cleara	able bit	
-n = Value at POR	'1' = Bit is set	R = Readable bit	W = Writable bit	

U = Unimplemented bit, read as '0'

bit 15	WR: Write Control bit
	 1 = Initiates a Flash memory program or erase operation; the operation is self-timed and the bit is cleared by hardware once the operation is complete
	0 = Program or erase operation is complete and inactive
bit 14	WREN: Write Enable bit
	1 = Enables Flash program/erase operations
	0 = Inhibits Flash program/erase operations
bit 13	WRERR: Write Sequence Error Flag bit
	 1 = An improper program or erase sequence attempt, or termination has occurred (bit is set automatically on any set attempt of the WR bit)
	0 = The program or erase operation completed normally
bit 12	PGMONLY: Program Only Enable bit ⁽⁴⁾
bit 11-7	Unimplemented: Read as '0'
bit 6	ERASE: Erase/Program Enable bit
	 1 = Performs the erase operation specified by the NVMOP<5:0> bits on the next WR command 0 = Performs the program operation specified by the NVMOP<5:0> bits on the next WR command
bit 5-0	NVMOP<5:0>: Programming Operation Command Byte bits ⁽¹⁾
	Erase Operations (when ERASE bit is '1'):
	1010xx = Erase entire boot block (including code-protected boot block) ⁽²⁾
	1001xx = Erase entire memory (including boot block, configuration block, general block) ⁽²⁾
	011010 = Erase 4 rows of Flash memory ⁽³⁾
	011001 = Erase 2 rows of Flash memory ⁽³⁾ 011000 = Erase 1 row of Flash memory ⁽³⁾
	$011000 - Erase rrow of Flash methods \gamma0101xx = Erase entire configuration block (except code protection bits)$
	0100 xx = Erase entire data EEPROM ⁽⁴⁾
	0011xx = Erase entire general memory block programming operations
	0001xx = Write 1 row of Flash memory (when ERASE bit is '0') ⁽³⁾
Note 1:	All other combinations of NVMOP<5:0> are no operation.
2.	Available in ICSPTM mode only. Defer to the device programming specification

- 2: Available in ICSP[™] mode only. Refer to the device programming specification.
- 3: The address in the Table Pointer decides which rows will be erased.
- 4: This bit is used only while accessing data EEPROM.

'0' = Bit is cleared

5.5.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of Flash program memory at a time by erasing the programmable row. The general process is:

- 1. Read a row of program memory (32 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase a row (see Example 5-1):
 - a) Set the NVMOPx bits (NVMCON<5:0>) to '011000' to configure for row erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the block to be erased into the TBLPAG and W registers.
 - c) Write 55h to NVMKEY.
 - d) Write AAh to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 32 instructions from data RAM into the program memory buffers (see Example 5-1).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOPx bits to '000100' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 55h to NVMKEY.
 - c) Write AAh to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as displayed in Example 5-5.

; Set up NVMCON for row erase operation					
MOV #0)x4058, W0 ;				
MOV WO), NVMCON ;	Initialize NVMCON			
; Init pointer to	o row to be ERASED				
MOV #t	<pre>cblpage(PROG_ADDR), W0 ;</pre>				
MOV WO), TBLPAG ;	Initialize PM Page Boundary SFR			
MOV #t	<pre>cbloffset(PROG_ADDR), W0 ;</pre>	Initialize in-page EA[15:0] pointer			
TBLWTL WO), [WO] ;	Set base address of erase block			
DISI #5	5 ;	Block all interrupts			
		for next 5 instructions			
MOV #0)x55, W0				
MOV WO), NVMKEY ;	Write the 55 key			
MOV #0)xAA, W1 ;				
MOV W1	L, NVMKEY ;	Write the AA key			
BSET NV	/MCON, #WR ;	Start the erase sequence			
NOP	;	Insert two NOPs after the erase			
NOP	;	command is asserted			

EXAMPLE 5-2: ERASING A PROGRAM MEMORY ROW – 'C' LANGUAGE CODE

// C example using MPLAB C30	
<pre>intattribute ((space(auto_psv))) progAddr = 0x1234;</pre>	// Variable located in Pgm Memory, declared as a // global variable
unsigned int offset;	-
//Set up pointer to the first memory location to be written	
<pre>TBLPAG =builtin_tblpage(&progAddr);</pre>	// Initialize PM Page Boundary SFR
<pre>offset =builtin_tbloffset(&progAddr);</pre>	// Initialize lower word of address
<pre>builtin_tblwtl(offset, 0x0000);</pre>	// Set base address of erase block
	// with dummy latch write
$NVMCON = 0 \times 4058;$	// Initialize NVMCON
<pre>asm("DISI #5"); builtin_write_NVM();</pre>	// Block all interrupts for next 5 instructions // C30 function to perform unlock // sequence and set WR

EXAMPLE 5-3: LOADING THE WRITE BUFFERS – ASSEMBLY LANGUAGE CODE

;	Set up NVMCO	N for row programming operation	ns	
	MOV	#0x4004, W0	;	
	MOV	W0, NVMCON	;	Initialize NVMCON
;	Set up a poir	nter to the first program memor	ry	location to be written
;	program memo:	ry selected, and writes enabled	b	
	MOV	#0x0000, W0	;	
	MOV	W0, TBLPAG	;	Initialize PM Page Boundary SFR
	MOV	#0x1500, W0	;	An example program memory address
;	Perform the	TBLWT instructions to write the	e .	latches
;	0th_program_	word		
	MOV	#LOW_WORD_0, W2	;	
	MOV	<pre>#HIGH_BYTE_0, W3</pre>	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
;	lst_program_	word		
	MOV	#LOW_WORD_1, W2	;	
	MOV	#HIGH_BYTE_1, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
;	2nd_program_	word		
	MOV	#LOW_WORD_2, W2	;	
	MOV	#HIGH_BYTE_2, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
	•			
	•			
	•			
;	32nd_program	—		
		#LOW_WORD_31, W2	;	
		#HIGH_BYTE_31, W3	;	
		W2, [W0]		Write PM low word into program latch
	TBLWTH	W3, [W0]	;	Write PM high byte into program latch
1				

EXAMPLE 5-4: LOADING THE WRITE BUFFERS – 'C' LANGUAGE CODE

```
// C example using MPLAB C30
  #define NUM_INSTRUCTION_PER_ROW 64
int __attribute__ ((space(auto_psv))) progAddr = 0x1234 // Variable located in Pgm Memory
  unsigned int offset;
  unsigned int i;
  unsigned int progData[2*NUM_INSTRUCTION_PER_ROW];
                                                            // Buffer of data to write
  //Set up NVMCON for row programming
  NVMCON = 0 \times 4004;
                                                            // Initialize NVMCON
  //Set up pointer to the first memory location to be written
  TBLPAG = __builtin_tblpage(&progAddr);
                                                           // Initialize PM Page Boundary SFR
                                                            // Initialize lower word of address
  offset = __builtin_tbloffset(&progAddr);
  //Perform TBLWT instructions to write necessary number of latches
  for(i=0; i < 2*NUM_INSTRUCTION_PER_ROW; i++)</pre>
  {
                                                          // Write to address low word
      __builtin_tblwtl(offset, progData[i++]);
       __builtin_tblwth(offset, progData[i]);
                                                            // Write to upper byte
      offset = offset + 2;
                                                            // Increment address
  }
```

EXAMPLE 5-5: INITIATING A PROGRAMMING SEQUENCE – ASSEMBLY LANGUAGE CODE

DISI	#5	;	Block all interrupts for next 5 instructions
MOV	#0x55, W0		
MOV	W0, NVMKEY	;	Write the 55 key
MOV	#0xAA, W1	;	
MOV	W1, NVMKEY	;	Write the AA key
BSET	NVMCON, #WR	;	Start the erase sequence
NOP		;	2 NOPs required after setting WR
NOP		;	
BTSC	NVMCON, #15	;	Wait for the sequence to be completed
BRA	\$-2	;	

EXAMPLE 5-6: INITIATING A PROGRAMMING SEQUENCE – 'C' LANGUAGE CODE

// C example using MPLAB C30	
asm("DISI #5");	// Block all interrupts for next 5 instructions
builtin_write_NVM();	// Perform unlock sequence and set WR

6.0 DATA EEPROM MEMORY

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on data EEPROM, refer to the *"PIC24F Family Reference Manual"*, **"Data EEPROM"** (DS39720).

The data EEPROM memory is a Nonvolatile Memory (NVM), separate from the program and volatile data RAM. Data EEPROM memory is based on the same Flash technology as program memory, and is optimized for both long retention and a higher number of erase/write cycles.

The data EEPROM is mapped to the top of the user program memory space, with the top address at program memory address, 7FFE00h to 7FFFFh. The size of the data EEPROM is 256 words in PIC24FXXXXX devices.

The data EEPROM is organized as 16-bit-wide memory. Each word is directly addressable, and is readable and writable during normal operation over the entire VDD range.

Unlike the Flash program memory, normal program execution is not stopped during a data EEPROM program or erase operation.

The data EEPROM programming operations are controlled using the three NVM Control registers:

- NVMCON: Nonvolatile Memory Control Register
- NVMKEY: Nonvolatile Memory Key Register
- NVMADR: Nonvolatile Memory Address Register

6.1 NVMCON Register

The NVMCON register (Register 6-1) is also the primary control register for data EEPROM program/erase operations. The upper byte contains the control bits used to start the program or erase cycle and the flag bit to indicate if the operation was successfully performed. The lower byte of NVMCOM configures the type of NVM operation that will be performed.

6.2 NVMKEY Register

The NVMKEY is a write-only register that is used to prevent accidental writes or erasures of data EEPROM locations.

To start any programming or erase sequence, the following instructions must be executed first, in the exact order provided:

- 1. Write 55h to NVMKEY.
- 2. Write AAh to NVMKEY.

After this sequence, a write will be allowed to the NVMCON register for one instruction cycle. In most cases, the user will simply need to set the WR bit in the NVMCON register to start the program or erase cycle. Interrupts should be disabled during the unlock sequence.

The MPLAB® C30 C compiler provides a defined library procedure (builtin_write_NVM) to perform the unlock sequence. Example 6-1 illustrates how the unlock sequence can be performed with in-line assembly.

EXAMPLE 6-1: DATA EEPROM UNLOCK SEQUENCE

//Disable Inte	rrupts For 5 instruc	ctions
asm volatile	("disi #5");	
//Issue Unlock	Sequence	
asm volatile	("mov #0x55, W0	\n"
	"mov W0, NVMKEY	\n"
	"mov #0xAA, W1	\n"
	"mov Wl, NVMKEY	\n");
// Perform Wri	te/Erase operations	
asm volatile	("bset NVMCON, #WR	\n"
	"nop	\n"
	"nop	\n");

REGISTER				KI CONTRO	LREGISTE	ĸ		
R/SO-0, HC	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
WR	WREN	WRERR	PGMONLY	_	_	_	_	
bit 15	•			·			bit 8	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	ERASE	NVMOP5	NVMOP4	NVMOP3	NVMOP2	NVMOP1	NVMOP0	
bit 7 bit 0								
Legend:		HC = Hardware	Clearable bit	U = Unimple	mented bit, re	ead as '0'		
R = Readable	bit	W = Writable bit		S = Settable	Only bit			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown	
bit 15		ontrol bit (program a data EEPROM e		cle (can be set	. but not clea	red in softwar	e)	
		le is complete (cle					- /	
bit 14	WREN: Write	Enable bit (erase	or program)					
	1 = Enables a	an erase or progra	m operation					
	0 = No operat	tion allowed (devic	ce clears this bit	on completion	of the write/e	erase operatio	on)	
bit 13		sh Error Flag bit						
		operation is prem	aturely terminat	ted (any MCL	R or WDT F	Reset during	programming	
	operation 0 = The write) operation comple	eted successfully	/				
bit 12		Program Only Enal	,	,				
511 12		eration is executed		a target addres	s(es) first			
		c erase-before-wr	-	,	-()			
	Write operation	ons are preceded	automatically by	an erase of th	e target addr	ess(es).		
bit 11-7	Unimplemen	ted: Read as '0'						
bit 6		e Operation Selec						
	 1 = Performs an erase operation when WR is set 0 = Performs a write operation when WR is set 							
		•						
bit 5-0	NVMOP<5:0>: Programming Operation Command Byte bits <u>Erase Operations (when ERASE bit is '1'):</u>							
	011010 = Era	•	\perp DIUS \perp).					
	011001 = Era							
	011000 = Era							
		ase entire data EE	-					
	• •	Operations (when	n ERASE bit is '	<u>0'):</u>				
	0001xx = Wr	ite 1 word						

REGISTER 6-1: NVMCON: NONVOLATILE MEMORY CONTROL REGISTER


6.3 NVM Address Register

As with Flash program memory, the NVM Address registers, NVMADRU and NVMADR, form the 24-bit Effective Address (EA) of the selected row or word for data EEPROM operations. The NVMADRU register is used to hold the upper 8 bits of the EA, while the NVMADR register is used to hold the lower 16 bits of the EA. These registers are not mapped into the Special Function Register (SFR) space; instead, they directly capture the EA<23:0> of the last Table Write instruction that has been executed and select the data EEPROM row to erase. Figure 6-1 depicts the program memory EA that is formed for programming and erase operations.

Like program memory operations, the Least Significant bit (LSb) of NVMADR is restricted to even addresses. This is because any given address in the data EEPROM space consists of only the lower word of the program memory width; the upper word, including the uppermost "phantom byte", are unavailable. This means that the LSb of a data EEPROM address will always be '0'.

Similarly, the Most Significant bit (MSb) of NVMADRU is always '0', since all addresses lie in the user program space.

FIGURE 6-1: DATA EEPROM ADDRESSING WITH TBLPAG AND NVM ADDRESS REGISTERS



6.4 Data EEPROM Operations

The EEPROM block is accessed using Table Read and Write operations, similar to those used for program memory. The TBLWTH and TBLRDH instructions are not required for data EEPROM operations since the memory is only 16 bits wide (data on the lower address is valid only). The following programming operations can be performed on the data EEPROM:

- · Erase one, four or eight words
- Bulk erase the entire data EEPROM
- Write one word
- Read one word

Note 1: Unexpected results will be obtained if the user attempts to read the EEPROM while a programming or erase operation is underway.

2: The XC16 C compiler includes library procedures to automatically perform the Table Read and Table Write operations, manage the Table Pointer and write buffers, and unlock and initiate memory write sequences. This eliminates the need to create assembler macros or time critical routines in C for each application.

The library procedures are used in the code examples detailed in the following sections. General descriptions of each process are provided for users who are not using the XC16 compiler libraries.

6.4.1 ERASE DATA EEPROM

The data EEPROM can be fully erased, or can be partially erased, at three different sizes: one word, four words or eight words. The bits, NVMOP<1:0> (NVMCON<1:0>), decide the number of words to be erased. To erase partially from the data EEPROM, the following sequence must be followed:

- 1. Configure NVMCON to erase the required number of words: one, four or eight.
- 2. Load TBLPAG and WREG with the EEPROM address to be erased.
- 3. Clear the NVMIF status bit and enable the NVM interrupt (optional).
- 4. Write the key sequence to NVMKEY.
- 5. Set the WR bit to begin the erase cycle.
- 6. Either poll the WR bit or wait for the NVM interrupt (NVMIF is set).

A typical erase sequence is provided in Example 6-2. This example shows how to do a one-word erase. Similarly, a four-word erase and an eight-word erase can be done. This example uses C library procedures to manage the Table Pointer (builtin_tblpage and builtin_tbloffset) and the Erase Page Pointer (builtin_tblwt1). The memory unlock sequence (builtin_write_NVM) also sets the WR bit to initiate the operation and returns control when complete.

EXAMPLE 6-2: SINGLE-WORD ERASE

```
int __attribute__ ((space(eedata))) eeData = 0x1234;
/*_____
The variable eeData must be a Global variable declared outside of any method
the code following this comment can be written inside the method that will execute the erase
_____
*/
   unsigned int offset;
   // Set up NVMCON to erase one word of data EEPROM
   NVMCON = 0 \times 4058;
   // Set up a pointer to the EEPROM location to be erased
   TBLPAG = __builtin_tblpage(&eeData); // Initialize EE Data page pointer
   offset = __builtin_tbloffset(&eeData);
                                           // Initizlize lower word of address
   __builtin_tblwtl(offset, 0);
                                           // Write EEPROM data to write latch
   asm volatile ("disi #5");
                                            // Disable Interrupts For 5 Instructions
   __builtin_write_NVM();
                                            // Issue Unlock Sequence & Start Write Cycle
   while(NVMCONbits.WR=1);
                                            // Optional: Poll WR bit to wait for
                                            // write sequence to complete
```

6.4.1.1 Data EEPROM Bulk Erase

To erase the entire data EEPROM (bulk erase), the address registers do not need to be configured because this operation affects the entire data EEPROM. The following sequence helps in performing a bulk erase:

- 1. Configure NVMCON to Bulk Erase mode.
- 2. Clear the NVMIF status bit and enable the NVM interrupt (optional).
- 3. Write the key sequence to NVMKEY.
- 4. Set the WR bit to begin the erase cycle.
- 5. Either poll the WR bit or wait for the NVM interrupt (NVMIF is set).

A typical bulk erase sequence is provided in Example 6-3.

6.4.2 SINGLE-WORD WRITE

To write a single word in the data EEPROM, the following sequence must be followed:

- Erase one data EEPROM word (as mentioned in the previous section) if the PGMONLY bit (NVMCON<12>) is set to '1'.
- 2. Write the data word into the data EEPROM latch.
- Program the data word into the EEPROM:
 Configure the NVMCON register to
 - program one EEPROM word (NVMCON<5:0> = 0001xx).
 - Clear the NVMIF status bit and enable the NVM interrupt (optional).
 - Write the key sequence to NVMKEY.
 - Set the WR bit to begin the erase cycle.
 - Either poll the WR bit or wait for the NVM interrupt (NVMIF is set).
 - To get cleared, wait until NVMIF is set.

A typical single-word write sequence is provided in Example 6-4.

EXAMPLE 6-3: DATA EEPROM BULK ERASE

// Set up NVMCON to bulk erase the data EEPROM NVMCON = 0×4050 ;

// Disable Interrupts For 5 Instructions
asm volatile ("disi #5");

// Issue Unlock Sequence and Start Erase Cycle
__builtin_write_NVM();

EXAMPLE 6-4: SINGLE-WORD WRITE TO DATA EEPROM

```
int __attribute__ ((space(eedata))) eeData = 0x1234;
                                                  // New data to write to EEPROM
  int newData;
                        _____
/*_____
The variable eeData must be a Global variable declared outside of any method
the code following this comment can be written inside the method that will execute the write
_ _ _ _ _
* /
  unsigned int offset;
  // Set up NVMCON to erase one word of data EEPROM
  NVMCON = 0 \times 4004;
  // Set up a pointer to the EEPROM location to be erased
  TBLPAG = __builtin_tblpage(&eeData); // Initialize EE Data page pointer
                                                 // Initizlize lower word of address
  offset = __builtin_tbloffset(&eeData);
  __builtin_tblwtl(offset, newData);
                                                 // Write EEPROM data to write latch
  asm volatile ("disi #5");
                                                  // Disable Interrupts For 5 Instructions
   __builtin_write_NVM();
                                                  // Issue Unlock Sequence & Start Write Cycle
  while(NVMCONbits.WR=1);
                                                  // Optional: Poll WR bit to wait for
                                                  // write sequence to complete
```

6.4.3 READING THE DATA EEPROM

To read a word from data EEPROM, the Table Read instruction is used. Since the EEPROM array is only 16 bits wide, only the TBLRDL instruction is needed. The read operation is performed by loading TBLPAG and WREG with the address of the EEPROM location, followed by a TBLRDL instruction.

A typical read sequence, using the Table Pointer management (builtin_tblpage and builtin_tbloffset) and Table Read (builtin_tblrd1) procedures from the C30 compiler library, is provided in Example 6-5.

Program Space Visibility (PSV) can also be used to read locations in the data EEPROM.

EXAMPLE 6-5: READING THE DATA EEPROM USING THE TBLRD COMMAND

```
int __attribute__ ((space(eedata))) eeData = 0x1234;
int data;
                                                  // Data read from EEPROM
/*_____
The variable eeData must be a Global variable declared outside of any method
the code following this comment can be written inside the method that will execute the read
_ _ _
* /
   unsigned int offset;
   \ensuremath{{\prime}}\xspace // Set up a pointer to the EEPROM location to be erased
   TBLPAG = __builtin_tblpage(&eeData);
                                                 // Initialize EE Data page pointer
   offset = __builtin_tbloffset(&eeData);
                                                  // Initizlize lower word of address
   data = __builtin_tblrdl(offset);
                                                  // Write EEPROM data to write latch
```

7.0 RESETS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on Resets, refer to the "PIC24F Family Reference Manual", "Reset with Programmable Brown-out Reset" (DS39728).

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- MCLR: Pin Reset
- SWR: RESET Instruction
- WDTR: Watchdog Timer Reset
- · BOR: Brown-out Reset
- · LPBOR: Low-Power BOR
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Opcode Reset
- UWR: Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 7-1.

Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on Power-on Reset (POR) and unchanged by all other Resets.


Note: Refer to the specific peripheral or Section 3.0 "CPU" of this data sheet for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 7-1). A Power-on Reset will clear all bits except for the BOR and POR bits (RCON<1:0>) which are set. The user may set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software will not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer (WDT) and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

FIGURE 7-1: RESET SYSTEM BLOCK DIAGRAM



REGISTER 7-1:

RCON: RESET CONTROL REGISTER⁽¹⁾

R/W-0, H		R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
TRAPR	IOPUWR	SBOREN	RETEN ⁽³⁾	—	—	CM	PMSLP
bit 15							bit 8
R/W-0, H	S R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-1, HS	R/W-1, HS
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR
bit 7							bit
Legend:		HS = Hardwar	e Settable bit				
R = Reada	able bit	W = Writable b	bit	U = Unimplen	nented bit, read	as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	TDADD. Tran	Reset Flag bit					
bit 15	-	onflict Reset has	occurred				
		onflict Reset has					
bit 14	•	gal Opcode or l		Access Reset	Flag bit		
		• .			or Uninitialized V	V register used	as an Addres
		aused a Reset	, C			0	
	0	l opcode or Unir			curred		
bit 13	SBOREN: So	oftware Enable/E	Disable of BOF	R bit			
		rned on in softw					
		rned off in softw					
bit 12		ntion Sleep Mo					
					Regulator (RETF ge Regulator (VF		
bit 11-10	-	ted: Read as '0				-, J	
bit 9	CM: Configur	ation Word Misr	natch Reset F	lag bit			
	1 = A Configu	ration Word Mis	match Reset	has occurred	1		
hit 0	•	Iration Word Mis			ea		
bit 8		gram Memory Po	-	-			
					iring Sleep and	the voltage re	gulator enter
bit 7	EXTR: Extern	nal Reset (MCLF	R) Pin bit				
		Clear (pin) Res		d			
	0 = A Master	Clear (pin) Res	et has not occ	urred			
bit 6	SWR: Softwa	re reset (Instru	uction) Flag bi	t			
		instruction has I instruction has r					
bit 5	SWDTEN: So	oftware Enable/[Disable of WD	T bit <mark>(2)</mark>			
	1 = WDT is ei 0 = WDT is di	nabled					
Note 1:	All of the Reset	-	be set or clear	ed in software.	Setting one of th	nese bits in soft	ware does no
2:	If the FWDTEN of the SWDTEN	<1:0> Configura	tion bits are '1	1' (unprogram	med), the WDT i	is always enabl	ed regardles
•	T 1. • • • • • • • • • • • • • • • • • • •						

3: This is implemented on PIC24FV16KMXXX parts only; not used on PIC24F16KMXXX devices.

REGISTER 7-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

bit 4	WDTO: Watchdog Timer Time-out Flag bit 1 = WDT time-out has occurred 0 = WDT time-out has not occurred
bit 3	SLEEP: Wake-up from Sleep Flag bit 1 = Device has been in Sleep mode 0 = Device has not been in Sleep mode
bit 2	IDLE: Wake-up from Idle Flag bit 1 = Device has been in Idle mode 0 = Device has not been in Idle mode
bit 1	BOR: Brown-out Reset Flag bit 1 = A Brown-out Reset has occurred (the BOR is also set after a POR) 0 = A Brown-out Reset has not occurred
bit 0	 POR: Power-on Reset Flag bit 1 = A Power-on Reset has occurred 0 = A Power-on Reset has not occurred

- **Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN<1:0> Configuration bits are '11' (unprogrammed), the WDT is always enabled regardless of the SWDTEN bit setting.
 - 3: This is implemented on PIC24FV16KMXXX parts only; not used on PIC24F16KMXXX devices.

TABLE 7-1: RESET FLAG BIT OPERATION

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap Conflict Event	POR
IOPUWR (RCON<14>)	Illegal Opcode or Uninitialized W Register Access	POR
CM (RCON<9>)	Configuration Mismatch Reset	POR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET Instruction	POR
WDTO (RCON<4>)	WDT Time-out	PWRSAV Instruction, POR
SLEEP (RCON<3>)	PWRSAV #SLEEP Instruction	POR
IDLE (RCON<2>)	PWRSAV #IDLE Instruction	POR
BOR (RCON<1>)	POR, BOR	—
POR (RCON<0>)	POR	—

Note: All Reset flag bits may be set or cleared by the user software.

7.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 7-2. If clock switching is disabled, the system clock source is always selected according to the Oscillator Configuration bits. For more information, see Section 9.0 "Oscillator Configuration".

TABLE 7-2:OSCILLATOR SELECTION vs.TYPE OF RESET (CLOCK
SWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	FNOSC<2:0> Configuration bits
BOR	(FOSCSEL<2:0>)
MCLR	COSC<2:0> Control bits
WDTO	(OSCCON<14:12>)
SWR	

7.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 7-3. Note that the system Reset signal, SYSRST, is released after the POR and PWRT delay times expire.

The time at which the device actually begins to execute code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

Reset Type	Clock Source	SYSRST Delay	System Clock Delay	Notes
POR ⁽⁶⁾	EC	TPOR + TPWRT	_	1, 2
	FRC, FRCDIV	TPOR + TPWRT	TFRC	1, 2, 3
	LPRC	TPOR + TPWRT	TLPRC	1, 2, 3
	ECPLL	TPOR + TPWRT	TLOCK	1, 2, 4
	FRCPLL	TPOR + TPWRT	TFRC + TLOCK	1, 2, 3, 4
	XT, HS, SOSC	TPOR+ TPWRT	Tost	1, 2, 5
	XTPLL, HSPLL	TPOR + TPWRT	Tost + Tlock	1, 2, 4, 5
BOR	EC	TPWRT	—	2
	FRC, FRCDIV	TPWRT	TFRC	2, 3
	LPRC	TPWRT	TLPRC	2, 3
	ECPLL	TPWRT	TLOCK	2, 4
	FRCPLL	TPWRT	TFRC + TLOCK	2, 3, 4
	XT, HS, SOSC	TPWRT	Tost	2, 5
	XTPLL, HSPLL	TPWRT	TFRC + TLOCK	2, 3, 4
All Others	Any Clock	_	—	None

TABLE 7-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

Note 1: TPOR = Power-on Reset delay.

- 2: TPWRT = 64 ms nominal if the Power-up Timer is enabled; otherwise, it is zero.
- **3:** TFRC and TLPRC = RC Oscillator start-up times.
- **4:** TLOCK = PLL Lock time.
- **5:** TOST = Oscillator Start-up Timer (OST). A 10-bit counter waits 1024 oscillator periods before releasing the oscillator clock to the system.
- 6: If Two-Speed Start-up is enabled, regardless of the Primary Oscillator selected, the device starts with FRC, and in such cases, FRC start-up time is valid.

Note: For detailed operating frequency and timing specifications, see Section 27.0 "Electrical Characteristics".

7.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer (OST) has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

7.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it will begin to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device will automatically switch to the FRC Oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine (TSR).

7.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the FNOSCx bits in the Flash Configuration Word (FOSCSEL<2:0>); see Table 7-2. The RCFGCAL and NVMCON registers are only affected by a POR.

7.4 Brown-out Reset (BOR)

The PIC24FXXXXX family devices implement a BOR circuit, which provides the user several configuration and power-saving options. The BOR is controlled by the BORV<1:0> and BOREN<1:0> Configuration bits (FPOR<6:5,1:0>). There are a total of four BOR configurations, which are provided in Table 7-3.

The BOR threshold is set by the BORV<1:0> bits. If BOR is enabled (any values of BOREN<1:0>, except '00'), any drop of VDD below the set threshold point will reset the device. The chip will remain in BOR until VDD rises above the threshold.

If the Power-up Timer is enabled, it will be invoked after VDD rises above the threshold. Then, it will keep the chip in Reset for an additional time delay, TPWRT, if VDD drops below the threshold while the Power-up Timer is running. The chip goes back into a BOR and the Power-up Timer will be initialized. Once VDD rises above the threshold, the Power-up Timer will execute the additional time delay.

BOR and the Power-up Timer (PWRT) are independently configured. Enabling the Brown-out Reset does not automatically enable the PWRT.

7.4.1 LOW-POWER BOR (LPBOR)

The Low-Power BOR is an alternate setting for the BOR, designed to consume minimal power. In LPBOR mode, BORV<1:0> (FPOR<6:5>) = 00. The BOR trip point is approximately 2.0V. Due to the low current consumption, the accuracy of the LPBOR mode can vary.

Unlike the other BOR modes, LPBOR mode will not cause a device Reset when VDD drops below the trip point. Instead, it re-arms the POR circuit to ensure that the device will reset properly in the event that VDD continues to drop below the minimum operating voltage.

The device will continue to execute code when VDD is below the level of the LPBOR trip point. A device that requires falling edge BOR protection to prevent code from improperly executing should use one of the other BOR voltage settings.

7.4.2 SOFTWARE ENABLED BOR

When BOREN<1:0> = 01, the BOR can be enabled or disabled by the user in software. This is done with the control bit, SBOREN (RCON<13>). Setting SBOREN enables the BOR to function as previously described. Clearing the SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise, it is read as '0'.

Placing BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change the BOR configuration. It also allows the user to tailor the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

Note:	Even when the BOR is under software con-
	trol, the Brown-out Reset voltage level is
	still set by the BORV<1:0> Configuration
	bits; it can not be changed in software.

7.4.3 DETECTING BOR

When BOR is enabled, the BOR bit (RCON<1>) is always reset to '1' on any BOR or POR event. This makes it difficult to determine if a BOR event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR and BOR bits are reset to '0' in the software immediately after any POR event. If the BOR bit is '1' while POR is '0', it can be reliably assumed that a BOR event has occurred.

7.4.4 DISABLING BOR IN SLEEP MODE

When BOREN<1:0> = 10, BOR remains under hardware control and operates as previously described. However, whenever the device enters Sleep mode, BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for applications to recover from brown-out situations, while actively executing code, when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

Note:	BOR levels differ depending on device									
	type; PIC24FV16KM204 devices are									
	at different levels than those									
	of PIC24F16KM204 devices. See									
	Section 27.0 "Electrical Characteristics"									
	for BOR voltage levels.									

8.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Interrupt Controller, refer to the *"PIC24F Family Reference Manual"*, **"Interrupts"** (DS39707).

The PIC24F interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the CPU. It has the following features:

- Up to Eight Processor Exceptions and Software Traps
- Seven User-Selectable Priority Levels
- Interrupt Vector Table (IVT) with up to 118 Vectors
- Unique Vector for Each Interrupt or Exception Source
- Fixed Priority within a Specified User Priority Level
- Alternate Interrupt Vector Table (AIVT) for Debug Support
- Fixed Interrupt Entry and Return Latencies

8.1 Interrupt Vector Table (IVT)

The IVT is shown in Figure 8-1. The IVT resides in the program memory, starting at location, 000004h. The IVT contains 126 vectors, consisting of eight non-maskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit-wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with Vector 0 will take priority over interrupts at any other vector address.

PIC24FV16KM204 family devices implement non-maskable traps and unique interrupts; these are summarized in Table 8-1.

8.1.1 ALTERNATE INTERRUPT VECTOR TABLE (AIVT)

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 8-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.


The AIVT supports emulation and debugging efforts by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

8.2 Reset Sequence

A device Reset is not a true exception, because the interrupt controller is not involved in the Reset process. The PIC24F devices clear their registers in response to a Reset, which forces the Program Counter (PC) to zero. The microcontroller then begins program execution at location, 000000h. The user programs a GOTO instruction at the Reset address, which redirects the program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

FIGURE 8-1: PIC24F INTERRUPT VECTOR TABLE



Vector Number	IVT Address	AIVT Address	Trap Source
0	000004h	000104h	Reserved
1	000006h	000106h	Oscillator Failure
2	000008h	000108h	Address Error
3	00000Ah	00010Ah	Stack Error
4	00000Ch	00010Ch	Math Error
5	00000Eh	00010Eh	Reserved
6	000010h	000110h	Reserved
7	000012h	000112h	Reserved

TABLE 8-1:TRAP VECTOR DETAILS

TABLE 8-2: IMPLEMENTED INTERRUPT VECTORS

			ΑΙντ	Interrupt Bit Locations			
Interrupt Source	Vector Number	IVI Address	Address	Flag	Enable	Priority	
ADC1 – ADC1 Convert Done	13	00002Eh	00012Eh	IFS0<13>	IEC0<13>	IPC3<6:4>	
CLC1	96	0000D4h	0001D4h	IFS6<0>	IEC6<0>	IPC24<2:0>	
CLC2	97	0000D6h	0001D6h	IFS6<1>	IEC6<1>	IPC24<6:4>	
Comparator Interrupt	18	000038h	000138h	IFS1<2>	IEC1<2>	IPC4<10:8>	
СТМИ	77	0000AEh	0001AEh	IFS4<13>	IEC4<13>	IPC19<6:4>	
DAC1 – Buffer Update	78	0000B0h	0001B0h	IFS4<14>	IEC4<14>	IPC19<10:8>	
DAC2 – Buffer Update	79	0000B2h	0001B2h	IFS4<15>	IEC4<15>	IPC19<14:12>	
HLVD – High/Low-Voltage Detect	72	0000A4h	0001A4h	IFS4<8>	IEC4<8>	IPC18<2:0>	
ICN – Input Change Notification	19	00003Ah	00013Ah	IFS1<3>	IEC1<3>	IPC4<14:12>	
INT0 – External Interrupt 0	0	000014h	000114h	IFS0<0>	IEC0<0>	IPC0<2:0>	
INT1 – External Interrupt 1	20	00003Ch	00013Ch	IFS1<4>	IEC1<4>	IPC5<2:0>	
INT2 – External Interrupt 2	29	00004Eh	00014Eh	IFS1<13>	IEC1<13>	IPC7<6:4>	
MCCP1 – Capture/Compare	1	000016h	000116h	IFS0<1>	IEC0<1>	IPC0<6:4>	
MCCP1 – Time Base	7	000022h	000122h	IFS0<7>	IEC0<7>	IPC1<14:12>	
MCCP2 – Capture/Compare	2	000018h	000118h	IFS0<2>	IEC0<2>	IPC0<10:8>	
MCCP2 – Time Base	8	000024h	000124h	IFS0<8>	IEC0<8>	IPC2<2:0>	
MCCP3 – Capture/Compare	5	00001Eh	00011Eh	IFS0<5>	IEC0<5>	IPC1<6:4>	
MCCP3 – Time Base	27	00004Ah	00014Ah	IFS1<11>	IEC1<11>	IPC6<14:12>	
MSSP1 – Bus Collision Interrupt	17	000036h	000136h	IFS1<1>	IEC1<1>	IPC4<6:4>	
MSSP1 – I ² C™/SPI Interrupt	16	000034h	000134h	IFS1<0>	IEC1<0>	IPC4<2:0>	
MSSP2 – Bus Collision Interrupt	50	000078h	000178h	IFS3<2>	IEC3<2>	IPC12<10:8>	
MSSP2 – I ² C/SPI Interrupt	49	000076h	000176h	IFS3<1>	IEC3<1>	IPC12<6:4>	
NVM – NVM Write Complete	15	000032h	000132h	IFS0<15>	IEC0<15>	IPC3<14:12>	
RTCC – Real-Time Clock/Calendar	62	000090h	000190h	IFS3<14>	IEC3<14>	IPC15<10:8>	
SCCP4 – Capture/Compare	6	000020h	000120h	IFS0<6>	IEC0<6>	IPC1<10:8>	
SCCP4 – Time Base	28	00004Ch	00014Ch	IFS1<12>	IEC1<12>	IPC7<2:0>	
SCCP5 – Capture/Compare	22	000040h	000140h	IFS1<6>	IEC1<6>	IPC5<10:8>	
SCCP5 – Time Base	41	000066h	000166h	IFS2<9>	IEC2<9>	IPC10<6:4>	
TMR1 – Timer1	3	00001Ah	00011Ah	IFS0<3>	IEC0<3>	IPC0<14:12>	
UART1 Error	65	000096h	000196h	IFS4<1>	IEC4<1>	IPC16<6:4>	
UART2 Error	66	000098h	000198h	IFS4<2>	IEC4<2>	IPC16<10:8>	
UART1RX – UART1 Receiver	11	00002Ah	00012Ah	IFS0<11>	IEC0<11>	IPC2<14:12>	
UART1TX – UART1 Transmitter	12	00002Ch	00012Ch	IFS0<12>	IEC0<12>	IPC3<2:0>	
UART2RX – UART2 Receiver	30	000050h	000150h	IFS1<14>	IEC1<14>	IPC7<10:8>	
UART2TX – UART2 Transmitter	31	000052h	000152h	IFS1<15>	IEC1<15>	IPC7<14:12>	
ULPWU – Ultra Low-Power Wake-up	80	0000B4h	0001B4h	IFS5<0>	IEC5<0>	IPC20<2:0>	

8.3 Interrupt Control and Status Registers

The PIC24FV16KM204 family of devices implements a total of 33 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS6
- · IEC0 through IEC6
- IPC0 through IPC7, IPC10, IPC12, IPC15, IPC16, IPC18 through IPC20 and IPC24
- INTTREG

Global Interrupt Enable (GIE) control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the AIVT.

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals, or external signal, and is cleared via software.

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

The IPCx registers are used to set the Interrupt Priority Level (IPL) for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels. The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt Priority Level, which are latched into the Vector Number (VECNUM<6:0>) and the Interrupt Level (ILR<3:0>) bit fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence. For example, the INT0 (External Interrupt 0) is depicted as having a vector number and a natural order priority of 0. The INT0IF status bit is found in IFS0<0>, the INT0IE enable bit in IEC0<0> and the INT0IP<2:0> priority bits are in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. The ALU STATUS Register (SR) contains the IPL<2:0> bits (SR<7:5>). These indicate the current CPU Interrupt Priority Level. The user may change the current CPU Interrupt Priority Level by writing to the IPLx bits.

The CORCON register contains the IPL3 bit, which together with IPL<2:0>, also indicates the current CPU Interrupt Priority Level. IPL3 is a read-only bit so that the trap events cannot be masked by the user's software.

All Interrupt registers are described in Register 8-1 through Register 8-35, in the following sections.

REGISTER 8-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0, HSC
_	—	—	—	—	—	_	DC ⁽¹⁾
bit 15							bit 8

R/W-0, HSC	R/W-0, HSC	R/W-0, HSC	R-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC
IPL2 ^(2,3)	IPL1 ^(2,3)	IPL0 ^(2,3)	RA ⁽¹⁾	N ⁽¹⁾	OV ⁽¹⁾	Z ⁽¹⁾	C ⁽¹⁾
bit 7							bit 0

Legend:	HSC = Hardware Settable/0	HSC = Hardware Settable/Clearable bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-9 Unimplemented: Read as '0'

	bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(2,3)
--	---------	---

- 111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled
 - 110 = CPU Interrupt Priority Level is 6 (14)
 - 101 = CPU Interrupt Priority Level is 5 (13)
 - 100 = CPU Interrupt Priority Level is 4 (12)
 - 011 = CPU Interrupt Priority Level is 3 (11)
 - 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9)
 - 000 = CPU Interrupt Priority Level is 0 (8)
- Note 1: See Register 3-1 for the description of these bits, which are not dedicated to interrupt control functions.
 - 2: The IPL<2:0> bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the Interrupt Priority Level if IPL3 = 1.
 - 3: The IPLx Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

Note: Bit 8 and bits 4 through 0 are described in Section 3.0 "CPU".

REGISTER 8-2: CORCON: CPU CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—			—
bit 15							bit 8

U-0	U-0	U-0	U-0	R/C-0, HSC	R/W-0	U-0	U-0
_	—	—	—	IPL3 ⁽²⁾	PSV ⁽¹⁾	—	—
bit 7							bit 0

Legend:	C = Clearable bit	HSC = Hardware Settal	ble/Clearable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4 Unimplemented: Read as '0'

bit 3 IPL3: CPU Interrupt Priority Level Status bit⁽²⁾ 1 = CPU Interrupt Priority Level is greater than 7 0 = CPU Interrupt Priority Level is 7 or less

bit 1-0 Unimplemented: Read as '0'

- **Note 1:** See Register 3-2 for the description of this bit, which is not dedicated to interrupt control functions.
 - 2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

Note: Bit 2 is described in Section 3.0 "CPU".

REGISTER 8-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	U-0						
NSTDIS	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0
—	—	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—
bit 7							bit 0

Legend:		HS = Hardware Settable bi	t				
R = Readabl	e bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 15	1 = Interru	Interrupt Nesting Disable bit Ipt nesting is disabled					
bit 14-5		ipt nesting is enabled nented: Read as '0'					
bit 4	MATHERI 1 = Overfl	R: Arithmetic Error Trap Status t ow trap has occurred ow trap has not occurred	bit				
bit 3	1 = Addre	R: Address Error Trap Status bit ss error trap has occurred ss error trap has not occurred					
bit 2	1 = Stack	Stack Error Trap Status bit error trap has occurred error trap has not occurred					
bit 1	1 = Oscilla	Oscillator Failure Trap Status t ator failure trap has occurred ator failure trap has not occurred					
bit 0	Unimplen	nented: Read as '0'					

R/W-0	R-0, HSC	U-0	U-0	U-0	U-0	U-0	U-0		
ALTIVT	DISI	—	—	—	—	—	—		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
—	—	—	—	—	INT2EP	INT1EP	INT0EP		
bit 7 bit 0									
Legend: HSC = Hardware Settable/Clearable bit									
R = Readable bit W = Writable bit				U = Unimplem	nented bit, read	d as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			iown		
bit 15	ALTIVT: Enat	ole Alternate Int	errupt Vector 7	Table bit					
		rnate Interrupt	•	,					
		ndard (default) I	•	r Table (IVT)					
bit 14	21011 2101	struction Status							
		ruction is active							
bit 13-3		ted: Read as '0							
bit 2	•	ernal Interrupt 2		Polarity Solact k	ait				
		s on the negativ	-	- Olarity Select t	JIL				
	•	s on the positive	•						
bit 1		ernal Interrupt 1	•	Polarity Select b	oit				
	1 = Interrupt is on the negative edge								
	0 = Interrupt i	s on the positive	e edge						
bit 0	INTOEP: Exte	ernal Interrupt 0	Edge Detect F	Polarity Select b	oit				
		s on the negativ	U U						
	0 = Interrupt is on the positive edge								

REGISTER 8-4: INTCON2: INTERRUPT CONTROL REGISTER 2

R/W-0, HS	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	U-0	R/W-0, HS	
NVMIF	—	AD1IF	U1TXIF	U1RXIF	_	—	CCT2IF	
bit 15							bit	
R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	
CCT1IF	CCP4IF	CCP3IF		T1IF	CCP2IF	CCP1IF	INTOIF	
bit 7							bit	
Legend:		HS = Hardwa	re Settable bit					
R = Readable	bit	W = Writable		U = Unimplem	ented bit. read	l as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown	
bit 15		Interrupt Flag						
		equest has occ						
		equest has not						
bit 14	-	ted: Read as '						
bit 13			-	Flag Status bit				
		equest has occ equest has not						
bit 12	-	-	Interrupt Flag	Status bit				
		equest has occ		Status bit				
	•	equest has not						
bit 11	-	-	terrupt Flag St	atus bit				
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 							
bit 10-9	Unimplement	ted: Read as '	כ'					
bit 8	CCT2IF: Capt	ture/Compare 2	2 Timer Interrup	ot Flag Status b	it			
	1 = Interrupt r	equest has occ	curred					
	-	equest has not						
bit 7	-		-	ot Flag Status b	it			
		equest has occ						
		equest has not						
bit 6	-	-		ot Flag Status b	oit			
		equest has occ						
bit 5	•	equest has not		at Elag Status h	.;+			
DIUS	-	equest has occ		pt Flag Status b	11			
		equest has oct						
bit 4		ted: Read as '						
bit 3	-	Interrupt Flag S						
		equest has occ						
	•	equest has not						
bit 2	CCP2IF: Cap	ture/Compare 2	2 Event Interru	ot Flag Status b	oit			
	1 = Interrupt r	equest has occ	curred	-				
	0 = Interrupt r	equest has not	occurred					
bit 1	CCP1IF: Cap	ture/Compare	1 Event Interru	ot Flag Status b	bit			
		equest has occ						
	-	equest has not						
	INTOIL Evitor		Elaa Statua hit					
bit 0		nal Interrupt 0 equest has occ	-					

IFS1: INTERRUPT FLAG STATUS REGISTER 1

REGISTER 8-6:

R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	U-0	U-0		
U2TXIF	U2RXIF	INT2IF	CCT4IF	CCT3IF		—	—		
bit 15							bit 8		
U-0	R/W-0, HS	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS		
—	CCP5IF	—	INT1IF	CNIF	CMIF	BCL1IF	SSP1IF		
bit 7							bit 0		
Legend:			re Settable bit						
R = Readable		W = Writable		-	nented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15		T2 Transmitter		Status bit					
		equest has oc equest has no							
bit 14	-	RT2 Receiver Ir		atus hit					
		request has oc							
		equest has not							
bit 13	INT2IF: Exter	nal Interrupt 2	Flag Status bit						
		equest has oc							
	•	equest has not							
bit 12		-		pt Flag Status b	bit				
		equest has oc							
bit 11	-	equest has not		nt Elan Statua k	-:+				
	-	request has oc		pt Flag Status b	JIL				
		request has not							
bit 10-7	-	ted: Read as '							
bit 6	CCP5IF: Cap	ture/Compare	5 Event Interru	pt Flag Status I	bit				
	1 = Interrupt r	equest has oc	curred						
	0 = Interrupt r	equest has no	occurred						
bit 5	•	ted: Read as '							
bit 4		nal Interrupt 1	•						
		equest has oc equest has no							
bit 3		•		lag Status bit					
DIUS	CNIF: Input Change Notification Interrupt Flag Status bit 1 = Interrupt request has occurred								
	•	request has not							
bit 2	CMIF: Compa	arator Interrupt	Flag Status Bit	t					
	-	equest has oc	-						
	-	equest has no							
bit 1				upt Flag Status	bit				
		equest has oc							
L H 0	-	equest has not							
bit 0		SP1 SPI/I ² C Ev	•	lag Status bit					
		equest has oc equest has no							
	5 monupti								

REGISTER 8-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS	U-0
—	—	—	—	—	—	CCT5IF	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		_	_		_		_
bit 7							bit 0

Legend:	HS = Hardware Settable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-10	Unimplemented: Read as '0'
bit 9	CCT5IF: Capture/Compare 5 Timer Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

bit 8-0 Unimplemented: Read as '0'

REGISTER 8-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

U-0	R/W-0, HS	U-0	U-0	U-0	U-0	U-0	U-0
—	RTCIF	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	U-0
—	—	—	—	—	BCL2IF	SSP2IF	—
bit 7							bit 0

Legend:	HS = Hardware Settable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	Unimplemented: Read as '0'
bit 14	RTCIF: Real-Time Clock and Calendar Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 13-3	Unimplemented: Read as '0'
bit 2	BCL2IF: MSSP2 I ² C [™] Bus Collision Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	SSP2IF: MSSP2 SPI/I ² C Event Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	Unimplemented: Read as '0'

R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	U-0	U-0	U-0	R/W-0, HS				
DAC2IF	DAC1IF	CTMUIF	—		_		HLVDIF				
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	U-0				
—	—	—	_	—	U2ERIF	U1ERIF	—				
bit 7							bit 0				
Legend:		HS = Hardwar	re Settable bit								
R = Readable	e bit	W = Writable I	oit	U = Unimpler	nented bit, read	l as '0'					
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown				
bit 15	•	tal-to-Analog C		rrupt Flag Stat	us bit						
		request has occ request has not									
bit 14		•		rrunt Flog Stat	ua hit						
DIL 14	•	tal-to-Analog Co		mupt Flag Stat							
	 Interrupt request has occurred Interrupt request has not occurred 										
bit 13		MU Interrupt Fla									
		request has occ	•								
	0 = Interrupt r	request has not	occurred								
bit 12-9	Unimplemen	ted: Read as 'C)'								
bit 8	HLVDIF: High	n/Low-Voltage D	Detect Interrupt	t Flag Status bi	t						
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
		•									
bit 7-3	-	ted: Read as '0									
bit 2		UART2 Error Interrupt Flag Status bit									
		request has occ request has not									
bit 1	•	RT1 Error Interro		s bit							
		request has occ									
		request has not									
bit 0	Unimplemen	ted: Read as 'o)'								

REGISTER 8-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

REGISTER 8-10: IFS5: INTERRUPT FLAG STATUS REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	—	_	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS
—	—	—	_	—	_	—	ULPWUIF
bit 7							bit 0

Legend:	HS = Hardware Settable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-1 Unimplemented: Read as '0'

bit 0 ULPWUIF: Ultra Low-Power Wake-up Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

REGISTER 8-11: IFS6: INTERRUPT FLAG STATUS REGISTER 6

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS
—	—	—	—	—	—	CLC2IF	CLC1IF
bit 7							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2 Unimplemented: Read as '0'

bit 1 CLC2IF: Configurable Logic Cell 2 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred

bit 0 CLC1IF: Configurable Logic Cell 1 Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0			
NVMIE		AD1IE	U1TXIE	U1RXIE		_	CCT2IE			
bit 15	+			•	•		bit			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
CCT1IE	CCP4IE	CCP3IE	<u> </u>	T1IE	CCP2IE	CCP1IE	INTOIE			
bit 7				1.112			bit			
Legend:										
R = Readabl		W = Writable		•	nented bit, read					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown			
bit 15	NVMIE: NVM	Interrupt Enat	ole bit							
	1 = Interrupt r	equest is enab	oled							
	0 = Interrupt r	request is not e	enabled							
bit 14	Unimplemen	ted: Read as '	0'							
bit 13	AD1IE: A/D C	Conversion Cor	nplete Interrup	t Enable bit						
	1 = Interrupt request is enabled									
	0 = Interrupt request is not enabled									
bit 12			r Interrupt Ena	ble bit						
		request is enab								
L:1 44	-	request is not e								
bit 11	U1RXIE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request is enabled									
		request is enaction of equest is not e								
bit 10-9	•	ted: Read as '								
bit 8	CCT2IE: Capture/Compare 2 Timer Interrupt Enable bit									
		request is enab								
bit 7	•	request is not e ture/Compare	nabled 1 Timer Interru	nt Enable bit						
	•	request is enat								
		request is not e								
bit 6	CCP4IE: Cap	ture/Compare	4 Event Interru	ipt Enable bit						
		equest is enab								
	-	request is not e								
bit 5	CCP3IE: Cap	ture/Compare	3 Event Interru	ipt Enable bit						
	1 = Interrupt request is enabled									
	-	equest is not e								
bit 4	-	ted: Read as '								
bit 3		Interrupt Enab								
		request is enat request is not e								
bit 2	-	-	2 Event Interru	unt Enchlo hit						
DIL Z	•	•		ipt Enable bit						
		request is enat request is not e								
bit 1	-	-	1 Event Interru	ipt Enable bit						
	-	equest is enab								
		equest is not e								
bit 0	INT0IE: Exter	nal Interrupt 0	Enable bit							
	1 = Interrupt r	equest is enab	oled							
		equest is not e	mahlad							

REGISTER 8-12: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0		
U2TXIE	U2RXIE	INT2IE	CCT4IE	CCT3IE		_	_		
bit 15							bit 8		
	DAMA		D 444 0	DAVA	DAMA	DAMA	DANO		
U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	CCP5IE	—	INT1IE	CNIE	CMIE	BCL1IE	SSP1IE		
bit 7							bit		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15	U2TXIE: UA	RT2 Transmitte	r Interrupt Enat	ole bit					
	1 = Interrupt	request is enab	led						
	0 = Interrupt	request is not e	enabled						
bit 14		RT2 Receiver II	•	e bit					
		request is enab							
L:1 10	-	request is not e							
bit 13		rnal Interrupt 2 request is enab							
		request is enabled							
bit 12	•	oture/Compare		pt Enable bit					
	•	request is enab							
	0 = Interrupt	request is not e	enabled						
bit 11	CCT3IE: Cap	oture/Compare	3 Timer Interru	pt Enable bit					
		request is enab request is not e							
bit 10-7	Unimplemer	nted: Read as '	0'						
bit 6	CCP5IE: Capture/Compare 5 Event Interrupt Enable bit								
	•	request is enab request is not e							
bit 5	Unimplemer	nted: Read as '	0'						
bit 4	INT1IE: Exte	rnal Interrupt 1	Enable bit						
		request is enab request is not e							
bit 3	CNIE: Input (Change Notifica	ation Interrupt E	Enable bit					
	1 = Interrupt	request is enab	led						
bit 2	•	arator Interrupt							
	1 = Interrupt	request is enab request is not e	led						
bit 1		SP1 I ² C™ Bus		unt Enable bit					
		request is enab		טאנ בוומטוכ טונ					
		request is not e							
	•								
bit 0	SSP1IE: MS	SP1 SPI/I ² C Ev	ent Interrupt E	nable bit					
bit 0		SP1 SPI/I ² C Ev request is enab	•	nable bit					

REGISTER 8-14: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
_	—	—	—	—	—	CCT5IE	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	_		—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-10	Unimplemen	ted: Read as '	כי				
hit 9	CCT5IE Can	ture/Compare ^J	5 Timer Interru	ot Enable bit			

bit 9	CCT5IE: Capture/Compare 5 Timer Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled

bit 8-0 Unimplemented: Read as '0'

REGISTER 8-15: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
—	RTCIE	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0
—	—	—	—	—	BCL2IE	SSP2IE	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14	RTCIE: Real-Time Clock and Calendar Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 13-3	Unimplemented: Read as '0'
bit 2	BCL2IE: MSSP2 I ² C [™] Bus Collision Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 1	SSP2IE: MSSP2 SPI/I ² C Event Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 0	Unimplemented: Read as '0'

REGISTER 8-16: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

DAC2IE	R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0
DINOLIC	DAC1IE	CTMUIE	_		_	_	HLVDIE
bit 15							bit 8
					D 444 0	D 444 0	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0
			—		U2ERIE	U1ERIE	
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable b	pit	U = Unimplem	ented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkn	iown
bit 13	0 = Interrupt r CTMUIE: CTI 1 = Interrupt r	request is enabl request is not er MU Interrupt En request is enabl	nabled able bit				
	 0 = Interrupt request is not enabled Unimplemented: Read as '0' HLVDIE: High/Low-Voltage Detect Interrupt Enable bit 1 = Interrupt request is enabled 						
	Unimplemen HLVDIE: High 1 = Interrupt r	ted: Read as '0 n/Low-Voltage D	nabled , vetect Interrup ed	t Enable bit			
bit 8	Unimplemen HLVDIE: High 1 = Interrupt r 0 = Interrupt r	ted: Read as '0 n/Low-Voltage D request is enabl	nabled , vetect Interrup ed nabled	t Enable bit			
bit 8 bit 7-3	Unimplemen HLVDIE: High 1 = Interrupt r 0 = Interrupt r Unimplemen	ted: Read as '0 n/Low-Voltage D equest is enabl equest is not er	nabled , vetect Interrup ed nabled ,	t Enable bit			
bit 8 bit 7-3	Unimplemen HLVDIE: High 1 = Interrupt r 0 = Interrupt r Unimplemen U2ERIE: UAF 1 = Interrupt r	ted: Read as '0 n/Low-Voltage D request is enabl request is not er ted: Read as '0	nabled , etect Interrup ed nabled , upt Enable bit ed	t Enable bit			
bit 12-9 bit 8 bit 7-3 bit 2 bit 1	Unimplement HLVDIE: High 1 = Interrupt r 0 = Interrupt r Unimplement U2ERIE: UAF 1 = Interrupt r 0 = Interrupt r U1ERIE: UAF 1 = Interrupt r	ted: Read as '0 n/Low-Voltage D request is enabl request is not er ted: Read as '0 RT2 Error Intern request is enabl	nabled , vetect Interrup ed nabled , upt Enable bit ed nabled upt Enable bit ed	t Enable bit			

REGISTER 8-17: IEC5: INTERRUPT ENABLE CONTROL REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	ULPWUIE
bit 7							bit 0
Legend:							

Logena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-1 Unimplemented: Read as '0'

bit 0 ULPWUIE: Ultra Low-Power Wake-up Interrupt Enable bit

1 = Interrupt request is enabled

0 = Interrupt request is not enabled

REGISTER 8-18: IEC6: INTERRUPT ENABLE CONTROL REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	_	CLC2IE	CLC1IE
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2 Unimplemented: Read as '0'

bit 1 CLC2IE: Configurable Logic Cell 2 Interrupt Enable bit

1 = Interrupt request is enabled

0 = Interrupt request is not enabled

bit 0 CLC1IE: Configurable Logic Cell 1 Interrupt Enable bit

1 = Interrupt request is enabled

0 = Interrupt request is not enabled

REGISTER 8-19: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
	T1IP2	T1IP1	T1IP0	—	CCP2IP2	CCP2IP1	CCP2IP0				
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
	CCP1IP2	CCP1IP1	CCP1IP0	—	INT0IP2	INT0IP1	INT0IP0				
bit 7							bit C				
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15	Unimplemen	ted: Read as '()'								
bit 14-12	-										
	T1IP<2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)										
	•										
	•										
	001 = Interrupt is Priority 1										
	000 = Interrup	ot source is disa	abled								
bit 11	Unimplemen	ted: Read as '()'								
hit 10 0	CCP2IP<2:0>: Capture/Compare 2 Event Interrupt Priority bits										
DIL IU-8		-	-		y bits						
υιί ΙΟ-δ		 Capture/Corr t is Priority 7 (h 	-		y bits						
bit 10-8		-	-		y bits						
υιι Ιυ-δ		-	-		y bits						
υιί ΙΟ-δ	111 = Interrup • • 001 = Interrup	ot is Priority 7 (h ot is Priority 1	nighest priority		y bits						
	111 = Interrup • • 001 = Interrup 000 = Interrup	ot is Priority 7 (h ot is Priority 1 ot source is disa	abled		y bits						
bit 7	111 = Interrup • • 001 = Interrup 000 = Interrup Unimplemen	t is Priority 7 (h ot is Priority 1 ot source is disa ted: Read as '(abled	interrupt)							
	111 = Interrup • • 001 = Interrup 000 = Interrup Unimplemen CCP1IP<2:0>	t is Priority 7 (h ot is Priority 1 ot source is disa ted: Read as '(abled ov pare 1 Event	interrupt) Interrupt Priorit							
bit 7	111 = Interrup • • 001 = Interrup 000 = Interrup Unimplemen CCP1IP<2:0>	t is Priority 7 (h ot is Priority 1 ot source is disa ted: Read as '(-: Capture/Com	abled ov pare 1 Event	interrupt) Interrupt Priorit							
bit 7	111 = Interrup • • 001 = Interrup 000 = Interrup Unimplemen CCP1IP<2:0>	t is Priority 7 (h ot is Priority 1 ot source is disa ted: Read as '(-: Capture/Com	abled ov pare 1 Event	interrupt) Interrupt Priorit							
bit 7	111 = Interrup 001 = Interrup 000 = Interrup Unimplemen CCP1IP<2:0> 111 = Interrup •	t is Priority 7 (h t is Priority 1 t source is disa ted: Read as '(Capture/Com t is Priority 7 (h	abled ov pare 1 Event	interrupt) Interrupt Priorit							
bit 7	111 = Interrup 001 = Interrup 000 = Interrup Unimplemen CCP1IP<2:0> 111 = Interrup 001 = Interrup	t is Priority 7 (h t is Priority 1 t source is disa ted: Read as '(Capture/Com t is Priority 7 (h	abled o' npare 1 Event nighest priority	interrupt) Interrupt Priorit							
bit 7 bit 6-4	111 = Interrup 001 = Interrup 000 = Interrup Unimplemen CCP1IP<2:0> 111 = Interrup 001 = Interrup 000 = Interrup	t is Priority 7 (h t is Priority 1 t source is disa ted: Read as '(Capture/Com t is Priority 7 (h t is Priority 1	abled o pare 1 Event highest priority	interrupt) Interrupt Priorit							
bit 7 bit 6-4 bit 3	111 = Interrup 001 = Interrup 000 = Interrup Unimplemen CCP1IP<2:0> 111 = Interrup 001 = Interrup 000 = Interrup Unimplemen INT0IP<2:0>:	ot is Priority 7 (h ot is Priority 1 ot source is disa ted: Read as '(-: Capture/Com t is Priority 7 (h ot is Priority 1 ot source is disa ted: Read as '(External Interr	abled o' npare 1 Event nighest priority abled o' upt 0 Interrupt	interrupt) Interrupt Priority interrupt)							
bit 7 bit 6-4 bit 3	111 = Interrup 001 = Interrup 000 = Interrup Unimplemen CCP1IP<2:0> 111 = Interrup 001 = Interrup 000 = Interrup Unimplemen INT0IP<2:0>:	t is Priority 7 (h t is Priority 1 ot source is disa ted: Read as '(Capture/Com t is Priority 7 (h t is Priority 1 ot source is disa ted: Read as '(abled o' npare 1 Event nighest priority abled o' upt 0 Interrupt	interrupt) Interrupt Priority interrupt)							
bit 7 bit 6-4 bit 3	111 = Interrup 001 = Interrup 000 = Interrup Unimplemen CCP1IP<2:0> 111 = Interrup 001 = Interrup 000 = Interrup Unimplemen INT0IP<2:0>:	ot is Priority 7 (h ot is Priority 1 ot source is disa ted: Read as '(-: Capture/Com t is Priority 7 (h ot is Priority 1 ot source is disa ted: Read as '(External Interr	abled o' npare 1 Event nighest priority abled o' upt 0 Interrupt	interrupt) Interrupt Priority interrupt)							
bit 7 bit 6-4 bit 3	111 = Interrup 001 = Interrup 000 = Interrup Unimplemen CCP1IP<2:0> 111 = Interrup 001 = Interrup 000 = Interrup Unimplemen INT0IP<2:0>:	ot is Priority 7 (h ot is Priority 1 ot source is disa ted: Read as '(-: Capture/Com t is Priority 7 (h ot is Priority 1 ot source is disa ted: Read as '(External Interr	abled o' npare 1 Event nighest priority abled o' upt 0 Interrupt	interrupt) Interrupt Priority interrupt)							
bit 7	111 = Interrup 001 = Interrup 000 = Interrup Unimplemen CCP1IP<2:0> 111 = Interrup 001 = Interrup 000 = Interrup Unimplemen INT0IP<2:0> 111 = Interrup 001 = Interrup	t is Priority 7 (f t is Priority 1 t source is disa ted: Read as '(Capture/Com t is Priority 7 (f t is Priority 7 t source is disa ted: Read as '(External Interr pt is Priority 7 (abled o' npare 1 Event nighest priority abled o' upt 0 Interrupt highest priority	interrupt) Interrupt Priority interrupt)							

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
	CCT1IP2	CCT1IP1	CCT1IP0	_	CCP4IP2	CCP4IP1	CCP4IP0				
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
	CCP3IP2	CCP3IP1	CCP3IP0	<u> </u>	<u> </u>						
bit 7	0010112						bit 0				
Legend:											
R = Readab	ole bit	W = Writable I	oit	U = Unimplen	nented bit, read	l as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own				
bit 15	-	ted: Read as '0									
bit 14-12	CCT1IP<2:0>	CCT1IP<2:0>: Capture/Compare 1 Timer Interrupt Priority bits									
	111 = Interrupt is Priority 7 (highest priority interrupt)										
	•										
	•										
	001 = Interru	ot is Priority 1									
	000 = Interru	ot source is disa	abled								
bit 11	Unimplemen	ted: Read as 'o)'								
oit 10-8	CCP4IP<2:0>: Capture/Compare 4 Event Interrupt Priority bits										
	<pre>111 = Interrupt is Priority 7 (highest priority interrupt)</pre>										
	•										
	•										
		ot is Priority 1									
		ot is Priority 1 ot source is disa	abled								
bit 7	000 = Interru										
	000 = Interru Unimplemen CCP3IP<2:0>	ot source is disa ted: Read as 'o -: Capture/Com)' pare 3 Event I		y bits						
bit 7 bit 6-4	000 = Interru Unimplemen CCP3IP<2:0>	ot source is disa ted: Read as '0)' pare 3 Event I		y bits						
	000 = Interru Unimplemen CCP3IP<2:0>	ot source is disa ted: Read as 'o -: Capture/Com)' pare 3 Event I		y bits						
	000 = Interru Unimplemen CCP3IP<2:0>	ot source is disa ted: Read as 'o -: Capture/Com)' pare 3 Event I		y bits						
	000 = Interrup Unimplemen CCP3IP<2:0> 111 = Interrup • • 001 = Interrup	ot source is disa ted: Read as 'c : Capture/Com ot is Priority 7 (I ot is Priority 1	^{,'} pare 3 Event I nighest priority		y bits						
	000 = Interrup Unimplemen CCP3IP<2:0> 111 = Interrup • • 001 = Interrup 000 = Interrup	ot source is disa ted: Read as 'c : Capture/Com ot is Priority 7 (I	₎ , pare 3 Event I nighest priority abled		y bits						

REGISTER 8-20: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

REGISTER 8-21: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	U1RXIP2	U1RXIP1	U1RXIP0	_	—	—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_	_	_	_	CCT2IP2	CCT2IP1	CCT2IP0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unkno			iown
	Unimplemen	ted: Read as '	כי				
bit 15	•••••••••••••••••••••••••••••••••••••••						
bit 15 bit 14-12	•	: UART1 Rece	eiver Interrupt	Priority bits			

- bit 11-3
 bit 2-0
 CCT2IP<2:0>: Capture/Compare 2 Timer Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt)
 - ٠

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
0-0	NVMIP2	NVMIP1	NVMIP0	0-0	0-0	0-0	0-0
 bit 15				—	_	_	bit
511 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	AD1IP2	AD1IP1	AD1IP0		U1TXIP2	U1TXIP1	U1TXIP0
bit 7							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown	
=							
bit 15 bit 14-12	-	ited: Read as ' : NVM Interrup					
	000 = Interru	pt is Priority 1 pt source is dis					
bit 11-7	-	ted: Read as '					
bit 6-4	111 = Interru • • 001 = Interru	AD Conversion pt is Priority 7 (pt is Priority 1 pt source is dis	highest priority	terrupt Priority I / interrupt)	DITS		
bit 3	Unimplemen	ted: Read as '	0'				
bit 2-0		➤: UART1 Trans pt is Priority 7 (
		pt is Priority 1 pt source is dis	abled				

REGISTER 8-22: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 CNIP2 CNIP1 CNIP0 CMIP2 CMIP1 CMIP0 bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 BCL1IP2 BCL1IP1 BCL1IP0 SSP1IP2 SSP1IP1 SSP1IP0 ____ ____ bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14-12 CNIP<2:0>: Input Change Notification Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 CMIP<2:0>: Comparator Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) 001 = Interrupt is Priority 1 000 = Interrupt source is disabled Unimplemented: Read as '0' bit 7 BCL1IP<2:0>: MSSP1 I²C[™] Bus Collision Interrupt Priority bits bit 6-4 111 = Interrupt is Priority 7 (highest priority interrupt) 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 3 Unimplemented: Read as '0' bit 2-0 **SSP1IP<2:0>:** MSSP1 SPI/I²C Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) 001 = Interrupt is Priority 1 000 = Interrupt source is disabled

REGISTER 8-23: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0				
—	—	—	_	—	CCP5IP2	CCP5IP1	CCP5IP0				
bit 15						- -	bit 8				
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0				
_	—	—		—	INT1IP2	INT1IP1	INT1IP0				
bit 7							bit 0				
Legend:											
R = Readat	ole hit	W = Writable b	hit	II = Unimpler	nented bit, read	1 as '0'					
-n = Value a		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown					
bit 15-11	Unimplemer	nted: Read as '0	'								
bit 10-8	CCP5IP<2:0	CP5IP<2:0>: Capture/Compare 5 Event Interrupt Priority bits									
	111 = Interru	111 = Interrupt is Priority 7 (highest priority interrupt)									
	•										
	•										
	001 = Interrupt is Priority 1										
		pt source is disa									
bit 7-3	Unimplemer	nted: Read as '0	'								
bit 2-0		: External Interru									
	111 = Interru	ipt is Priority 7 (h	nighest priority	y interrupt)							
	•										
	•										
		pt is Priority 1	- la la al								
	000 = interru	pt source is disa	adied								

REGISTER 8-24: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

REGISTER 8-25: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
_	CCT3IP2	CCT3IP1	CCT3IP0	—	—	—	—		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	—	—	—	—	—	—	—		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15	Unimplemen	ted: Read as '0)'						
bit 14-12	CCT3IP<2:0>	: Capture/Com	pare 3 Timer I	nterrupt Priority	/ bits				
	111 = Interru	pt is Priority 7 (I	highest priority	interrupt)					
	•								
	•								
	•								
	001 = Interrupt is Priority 1								
	-	000 = Interrupt source is disabled							
bit 11-0 Unimplemented: Read as '0'									
DIT 11-0	Unimplemen	ted: Read as '0)'						

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—	U2TXIP2	U2TXIP1	U2TXIP0		U2RXIP2	U2RXIP1	U2RXIP0				
bit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
	INT2IP2	INT2IP1	INT2IP0	_	CCT4IP2	CCT4IP1	CCT4IP0				
bit 7							bit				
Legend: R = Readat	ole hit	W = Writable	hit	1 as '0'							
-n = Value a		'1' = Bit is set		'0' = Bit is cle	mented bit, read eared	x = Bit is unkr	iown				
bit 15	Unimplemen	ted: Read as 'o)'								
bit 14-12		: UART2 Trans									
	111 = Interru	111 = Interrupt is Priority 7 (highest priority interrupt)									
	•										
	001 = Interrupt is Priority 1 000 = Interrupt source is disabled										
bit 11		ted: Read as '									
bit 10-8	U2RXIP<2:0>: UART2 Receiver Interrupt Priority bits										
	111 = Interrupt is Priority 7 (highest priority interrupt)										
	•										
	• 001 = Interrupt is Priority 1										
	000 = Interru	pt source is dis	abled								
bit 7	Unimplemen	ted: Read as 'o									
	INT2IP<2:0>: External Interrupt 2 Priority bits										
bit 6-4		External Interr	upt 2 Priority b								
	111 = Interru		upt 2 Priority b								
		External Interr	upt 2 Priority b								
	111 = Interru • •	External Interr pt is Priority 7(upt 2 Priority b								
	111 = Interru • • 001 = Interru	External Interr pt is Priority 7(pt is Priority 1	upt 2 Priority t highest priority								
bit 6-4	111 = Interru • • 001 = Interru 000 = Interru	External Interr pt is Priority 7(pt is Priority 1 pt source is dis	upt 2 Priority b highest priority abled								
bit 6-4 bit 3	111 = Interru • • 001 = Interru 000 = Interru Unimplemen	External Interr pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as '(upt 2 Priority b highest priority abled)	v interrupt)	av hits						
	111 = Interrup • • 001 = Interrup 000 = Interrup Unimplemen CCT4IP<2:0>	External Interr pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as ' •: Capture/Com	upt 2 Priority b highest priority abled o' pare 4 Timer I	[,] interrupt) nterrupt Priorit	y bits						
bit 6-4 bit 3	111 = Interrup • • 001 = Interrup 000 = Interrup Unimplemen CCT4IP<2:0>	External Interr pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as '(upt 2 Priority b highest priority abled o' pare 4 Timer I	[,] interrupt) nterrupt Priorit	y bits						
bit 6-4 bit 3	111 = Interrup • • 001 = Interrup 000 = Interrup Unimplemen CCT4IP<2:0>	External Interr pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as ' •: Capture/Com	upt 2 Priority b highest priority abled o' pare 4 Timer I	[,] interrupt) nterrupt Priorit	y bits						
bit 6-4 bit 3	111 = Interrup • • 001 = Interrup 000 = Interrup Unimplemen CCT4IP<2:0>	External Interr pt is Priority 7 (pt is Priority 1 pt source is dis ted: Read as ' •: Capture/Com pt is Priority 7 (upt 2 Priority b highest priority abled o' pare 4 Timer I	[,] interrupt) nterrupt Priorit	ty bits						

REGISTER 8-26: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

REGISTER 8-27: IPC10: INTERRUPT PRIORITY CONTROL REGISTER 10

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—		—	—	—	—	—		
bit 15 b									

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	CCT5IP2	CCT5IP1	CCT5IP0		_	—	—
bit 7							bit 0

Legend:								
R = Readable bit		W = Writable bit	U = Unimplemented bit	, read as '0'				
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 15-7	15-7 Unimplemented: Read as '0'							
bit 6-4	CCT5IP<	2:0>: Capture/Compare 5 Ti	imer Interrupt Priority bits					
	111 = Inte	errupt is Priority 7 (highest p	riority interrupt)					
	•							
	•							
	•							
	001 = Inte	errupt is Priority 1						

- 000 = Interrupt source is disabled
- bit 3-0 Unimplemented: Read as '0'

			-							
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0			
_	_	_	_	_	BCL2IP2	BCL2IP1	BCL2IP0			
oit 15		·					bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
—	SSP2IP2	SSP2IP1	SSP2IP0		—	—	—			
bit 7							bit 0			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15-11	-	nted: Read as '								
bit 10-8	BCL2IP<2:0>: MSSP2 I ² C [™] Bus Collision Interrupt Priority bits									
	<pre>111 = Interrupt is Priority 7 (highest priority interrupt)</pre>									
	•									
	•									
		001 = Interrupt is Priority 1								
	000 = Interru	pt source is dis	abled							
bit 7	Unimplemen	nted: Read as '	o'							
bit 6-4	SSP2IP<2:0>	SPI/I SPI/I	² C Event Inter	rupt Priority bit	ts					
	111 = Interru	pt is Priority 7 (highest priority	/ interrupt)						
	•									
	•									
	001 = Interrupt is Priority 1									
	000 = Interru	pt source is dis	abled							
bit 3-0	Unimplemen	ted: Read as '	כ'							

REGISTER 8-28: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

REGISTER 8-29: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0		
	—	_	—		RTCIP2	RTCIP1	RTCIP0		
bit 15	-	-					bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	—	—	—	—	—	—	—		
bit 7						-	bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-11	Unimplemen	ted: Read as ')'						
bit 10-8	RTCIP<2:0>:	Real-Time Clo	ck and Calend	ar Interrupt Pric	ority bits				
	111 = Interru	pt is Priority 7 (highest priority	interrupt)					
	•								
	•								
	•								
	001 = Interrupt is Priority 1								
	000 = Interru	pt source is dis	abled						
bit 7-0	Unimplemen	ted: Read as ')'						

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_				_	U2ERIP2	U2ERIP1	U2ERIP0
oit 15			•				bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	U1ERIP2	U1ERIP1	U1ERIP0	—	—	—	—
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 10-8 bit 7 bit 6-4	<pre>111 = Interru </pre>	>: UART2 Error pt is Priority 7 (pt is Priority 1 pt source is dis nted: Read as ' >: UART1 Error pt is Priority 7 (highest priority abled o'	interrupt)			
bit 3-0	• • 001 = Interru 000 = Interru	pt is Priority 1 pt is Priority 1 pt source is dis nted: Read as '	abled	interrupt)			

REGISTER 8-30: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

REGISTER 8-31: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15	·	•			•		bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	—	—	HLVDIP2	HLVDIP1	HLVDIP0
bit 7							bit 0
Logondi							

Legend:	
---------	--

bit 2-0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

HLVDIP<2:0>: High/Low-Voltage Detect Interrupt Priority bits

- 111 = Interrupt is Priority 7 (highest priority interrupt)
- •

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_	DAC2IP2	DAC2IP1	DAC2IP0		DAC1IP2	DAC1IP1	DAC1IP0				
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
_	CTMUIP2	CTMUIP1	CTMUIP0	_		_	_				
bit 7							bit (
Legend:											
Legena. R = Readab	le hit	W = Writable	hit	II = Unimple	mented bit, read	las 'O'					
-n = Value a		'1' = Bit is set	on	'0' = Bit is cle		x = Bit is unkr					
					aleu						
bit 15	Unimplemen	ted: Read as ')'								
bit 14-12	DAC2IP<2:0>: Digital-to-Analog Converter 2 Event Interrupt Priority bits										
		111 = Interrupt is Priority 7 (highest priority interrupt)									
	•		ingricor priority	(interrupt)							
	•	•									
	•										
	001 = Interrupt is Priority 1 000 = Interrupt source is disabled										
bit 11	Unimplemented: Read as '0'										
bit 10-8	DAC1IP<2:0>: Digital-to-Analog Converter 1 Event Interrupt Priority bits										
	111 = Interrupt is Priority 7 (highest priority interrupt)										
	•										
	•										
	• 001 = Interru	nt is Priority 1									
		pt is Fridity 1	abled								
bit 7	-	ted: Read as '									
bit 6-4	-	>: CTMU Interr		s							
		pt is Priority 7 (
	•										
	•										
	•										
	001 = Interru	pt is Priority 1 pt source is dis	ahlad								
hit 2 0											
bit 3-0	ommplemen	ted: Read as '	J								

REGISTER 8-32: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19

REGISTER 8-33: IPC20: INTERRUPT PRIORITY CONTROL REGISTER 20

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0	
_	_	_	_	—	ULPWUIP2	ULPWUIP1	ULPWUIP0	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown			
bit 15-3	Unimplemer	ted: Read as '0)'					
bit 2-0	ULPWUIP<2	:0>: Ultra Low-F	Power Wake-u	p Interrupt Prior	rity bits			

111 = Interrupt is Priority 7 (highest priority interrupt)

- •
- 001 = Interrupt is Priority 1

000 = Interrupt source is disabled

REGISTER 8-34: IPC24: INTERRUPT PRIORITY CONTROL REGISTER 24

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	CLC2IP2	CLC2IP1	CLC2IP0	—	CLC1IP2	CLC1IP1	CLC1IP0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7	Unimplemented: Read as '0'
bit 6-4	CLC2IP<2:0>: CLC2 Interrupt Priority bits
	111 = Interrupt is Priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is Priority 1
	000 = Interrupt source is disabled
bit 3	Unimplemented: Read as '0'
bit 2-0	CLC1IP<2:0>: CLC1 Interrupt Priority bits
	111 = Interrupt is Priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is Priority 1
	000 = Interrupt source is disabled

R-0	U-0	R/W-0	U-0	R-0	R-0	R-0	R-0			
CPUIRQ		VHOLD		ILR3	ILR2	ILR1	ILR0			
bit 15							bit 8			
U-0						R-0				
 bit 7	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0 bit 0			
							511 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15		errupt Request	-							
		upt request have the version of the			been Acknowl	eagea by the	CPU (this will			
		upt request is l			(index priority)					
bit 14	Unimplemen	ted: Read as '	0'							
bit 13	VHOLD: Vect	or Hold bit								
	Allows Vector Number Capture and Changes which Interrupt is Stored in the VECNUM<6:0> bits:									
	1 = VECNUM<6:0> will contain the value of the highest priority pending interrupt, instead of the									
	current in		tain the value	of the last Ac	knowledged int	orrupt (last into	vrupt that has			
					ther interrupts a		nupt that has			
bit 12	Unimplemen	ted: Read as '	0'							
bit 11-8	ILR<3:0>: Ne	w CPU Interru	pt Priority Leve	el bits						
	1111 = CPU Interrupt Priority Level is 15									
	•									
	•									
	0001 = CPU	Interrupt Priorit	ty Level is 1							
	0000 = CPU	Interrupt Priori	ty Level is 0							
bit 7	Unimplemen	ted: Read as '	0'							
bit 6-0	VECNUM<6:0	0>: Vector Nun	nber of Pendin	g Interrupt bits	i					
	0111111 = In	terrupt vector	pending is Nur	mber 135						
	•									
	•									
		terrupt vector								
	0000000 = In									

REGISTER 8-35: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

8.4 Interrupt Setup Procedures

8.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS control bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized, such that all user interrupt sources are assigned to Priority Level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

8.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR (Interrupt Service Routine) and initialize the IVT with the correct vector address depends on the programming language (i.e., C or assembly), and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

8.4.3 TRAP SERVICE ROUTINE (TSR)

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

8.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to Priority Level 7 by inclusive ORing the value, 0Eh, with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Only user interrupts with a priority level of 7 or less can be disabled. Trap sources (Levels 8-15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of Priority Levels 1-6 for a fixed period. Level 7 interrupt sources are not disabled by the DISI instruction.

NOTES:

9.0 OSCILLATOR CONFIGURATION

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on oscillator configuration, refer to the *"PIC24F Family Reference Manual"*, **"Oscillator with 500 kHz Low-Power FRC"** (DS39726).

The oscillator system for the PIC24FV16KM204 family of devices has the following features:

 A total of five external and internal oscillator options as clock sources, providing 11 different clock modes.

- On-chip 4x Phase Locked Loop (PLL) to boost internal operating frequency on select internal and external oscillator sources.
- Software-controllable switching between various clock sources.
- Software-controllable postscaler for selective clocking of CPU for system power savings.
- System frequency range declaration bits for External Clock (EC) mode. When using an EC source, the current consumption is reduced by setting the declaration bits to the expected frequency range.
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown.

A simplified diagram of the oscillator system is shown in Figure 9-1.




FIGURE 9-1: PIC24FXXXXX FAMILY CLOCK DIAGRAM

9.1 CPU Clocking Scheme

The system clock source can be provided by one of four sources:

- Primary Oscillator (POSC) on the OSCI and OSCO pins
- Secondary Oscillator (SOSC) on the SOSCI and SOSCO pins

The PIC24FXXXXX family devices consist of two types of secondary oscillator:

- High-Power Secondary Oscillator
- Low-Power Secondary Oscillator

These can be selected by using the SOSCSEL (FOSC<5>) bit.

- Fast Internal RC (FRC) Oscillator:
 - 8 MHz FRC Oscillator
 - 500 kHz Lower Power FRC Oscillator
- Low-Power Internal RC (LPRC) Oscillator with two modes:
 - High-Power/High-Accuracy mode
 - Low-Power/Low-Accuracy mode

The Primary Oscillator and 8 MHz FRC sources have the option of using the internal 4x PLL. The frequency of the FRC clock source can optionally be reduced by the programmable clock divider. The selected clock source generates the processor and peripheral clock sources.

The processor clock source is divided by two to produce the internal instruction cycle clock, Fcy. In this document, the instruction cycle clock is also denoted by Fosc/2. The internal instruction cycle clock, Fosc/2, can be provided on the OSCO I/O pin for some operating modes of the Primary Oscillator.

9.2 Initial Configuration on POR

The oscillator source (and operating mode) that is used at a device Power-on Reset (POR) event is selected using Configuration bit settings. The Oscillator Configuration bit settings are located in the Configuration registers in the program memory (for more information, see Section 25.1 "Configuration Bits"). The Primary Oscillator Configuration bits, POSCMD<1:0> (FOSC<1:0>), and the Initial Oscillator Select Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), select the oscillator source that is used at a POR. The FRC Primary Oscillator with Postscaler (FRCDIV) is the default (unprogrammed) selection. The Secondary Oscillator, or one of the internal oscillators, may be chosen by programming these bit locations. The EC mode Frequency Range Configuration bits, POSCFREQ<1:0> (FOSC<4:3>), optimize power consumption when running in EC mode. The default configuration is "frequency range is greater than 8 MHz".

The Configuration bits allow users to choose between the various clock modes, shown in Table 9-1.

9.2.1 CLOCK SWITCHING MODE CONFIGURATION BITS

The FCKSM<1:0> Configuration bits (FOSC<7:6>) are used jointly to configure device clock switching and the FSCM. Clock switching is enabled only when FCKSM1 is programmed ('0'). The FSCM is enabled only when FCKSM<1:0> are both programmed ('00').

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Notes
8 MHz FRC Oscillator with Postscaler (FRCDIV)	Internal	11	111	1, 2
500 kHz FRC Oscillator with Postscaler (LPFRCDIV)	Internal	11	110	1
Low-Power RC Oscillator (LPRC)	Internal	11	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	00	100	1
Primary Oscillator (HS) with PLL Module (HSPLL)	Primary	10	011	
Primary Oscillator (EC) with PLL Module (ECPLL)	Primary	00	011	
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	
8 MHz FRC Oscillator with PLL Module (FRCPLL)	Internal	11	001	1
8 MHz FRC Oscillator (FRC)	Internal	11	000	1

TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: The OSCO pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

9.3 Control Registers

The operation of the oscillator is controlled by three Special Function Registers (SFRs):

- OSCCON
- CLKDIV
- OSCTUN

The OSCCON register (Register 9-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources.

The Clock Divider register (Register 9-2) controls the features associated with Doze mode, as well as the postscaler for the FRC Oscillator.

The FRC Oscillator Tune register (Register 9-3) allows the user to fine-tune the FRC Oscillator over a range of approximately $\pm 5.25\%$. Each bit increment or decrement changes the factory calibrated frequency of the FRC Oscillator by a fixed amount.

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R-0, HSC	R-0, HSC	R-0, HSC	U-0	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾
—	COSC2	COSC1	COSC0	—	NOSC2	NOSC1	NOSC0
bit 15							bit 8

R/SO-0, HSC	U-0	R-0, HSC ⁽²⁾	U-0	R/CO-0, HS	R/W-0 ⁽³⁾	R/W-0	R/W-0
CLKLOCK	—	LOCK	—	CF	SOSCDRV	SOSCEN	OSWEN
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit			
HS = Hardware Settable bit	CO = Clearable Only bit	SO = Settable Only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	Unimplemented: Read as '0'
bit 14-12	COSC<2:0>: Current Oscillator Selection bits
	 111 = 8 MHz Fast RC Oscillator with Postscaler (FRCDIV) 110 = 500 kHz Low-Power Fast RC Oscillator (FRC) with Postscaler (LPFRCDIV) 101 = Low-Power RC Oscillator (LPRC) 100 = Secondary Oscillator (SOSC) 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL) 010 = Primary Oscillator (XT, HS, EC) 001 = 8 MHz FRC Oscillator with Postscaler and PLL module (FRCPLL) 000 = 8 MHz FRC Oscillator (FRC)
bit 11	Unimplemented: Read as '0'
bit 10-8	NOSC<2:0>: New Oscillator Selection bits ⁽¹⁾
	 111 = 8 MHz Fast RC Oscillator with Postscaler (FRCDIV) 110 = 500 kHz Low-Power Fast RC Oscillator (FRC) with Postscaler (LPFRCDIV) 101 = Low-Power RC Oscillator (LPRC) 100 = Secondary Oscillator (SOSC) 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL) 010 = Primary Oscillator (XT, HS, EC) 001 = 8 MHz FRC Oscillator with Postscaler and PLL module (FRCPLL) 000 = 8 MHz FRC Oscillator (FRC)
Note 1:	Reset values for these bits are determined by the FNOSCx Configuration bits.
2:	This bit also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.

3: When SOSC is selected to run from a digital clock input, rather than an external crystal (SOSCSRC = 0), this bit has no effect.

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 7	CLKLOCK: Clock Selection Lock Enable bit
	If FSCM is Enabled (FCKSM1 = 1):
	 Clock and PLL selections are locked
	0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit
	If FSCM is Disabled (FCKSM1 = 0):
	Clock and PLL selections are never locked and may be modified by setting the OSWEN bit.
bit 6	Unimplemented: Read as '0'
bit 5	LOCK: PLL Lock Status bit ⁽²⁾
	1 = PLL module is in lock or PLL module start-up timer is satisfied
	0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled
bit 4	Unimplemented: Read as '0'
bit 3	CF: Clock Fail Detect bit
	1 = FSCM has detected a clock failure
	 0 = No clock failure has been detected
bit 2	SOSCDRV: Secondary Oscillator Drive Strength bit ⁽³⁾
	1 = High-power SOSC circuit is selected
	0 = Low/high-power select is done via the SOSCSRC Configuration bit
bit 1	SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit
	1 = Enables the Secondary Oscillator
	0 = Disables the Secondary Oscillator
bit 0	OSWEN: Oscillator Switch Enable bit
	1 = Initiates an oscillator switch to the clock source specified by the NOSC<2:0> bits
	0 = Oscillator switch is complete
Note 1:	Reset values for these bits are determined by the FNOSCx Configuration bits.
	,

- 2: This bit also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.
- **3:** When SOSC is selected to run from a digital clock input, rather than an external crystal (SOSCSRC = 0), this bit has no effect.

U-0 U-0 U-0 U-0 U-0 U-0 U-0 <	REGISTER	9-2: CLKL	DIV: CLOCK L		GISTER			
bit 15 bit 15 bit 15 bit 15 bit 16 bit 17 bit 18 bit 15 bit 19 bit 11 bit 10 bi	R/W-0	R/W-0	R/W-1	R/W-1		R/W-0	R/W-0	R/W-1
U-0 U-0 U-0 U-0 U-0 U-0 U-0 - D	ROI	DOZE2	DOZE1	DOZE0	DOZEN ⁽¹⁾	RCDIV2	RCDIV1	RCDIV0
- - - - - - bit 7 bit bit - <t< td=""><td>bit 15</td><td></td><td></td><td></td><td></td><td></td><td></td><td>bit 8</td></t<>	bit 15							bit 8
- - - - - - bit 7 bit bit - <t< td=""><td>11-0</td><td>11-0</td><td>11-0</td><td>11-0</td><td>11-0</td><td>11-0</td><td>11-0</td><td>11-0</td></t<>	11-0	11-0	11-0	11-0	11-0	11-0	11-0	11-0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ROI: Recover on Interrupt bit 1 = Interrupts clear the DOZEN bit, and reset the CPU and peripheral clock ratio to 1:1 0 = Interrupts have no effect on the DOZEN bit bit 14-12 DOZE-2:0-: CPU and Peripheral Clock Ratio Select bits 111 = 1:128 100 = 1:64 101 = 1:32 100 = 1:16 011 = 1:3 100 = 1:1 bit 11 DOZEN: Doze Enable bit ⁽¹⁾ 1 = DOZE-2:0-> bits specify the CPU and peripheral clock ratio 0 = CPU and peripheral clock ratio are set to 1:1 bit 10-8 RCDIV-2:0->: FRC Postscaler Select bits When COSC-2:0-> (OSCCON<14:12>) = 111: 111 = 31.25 kHz (divide-by-256) 110 = 125 kHz (divide-by-32) 100 = 500 kHz (divide-by-3) 100 = 2 MHz (divide-by-4) 011 = 1 MHz (divide-by-2) - default 000 = 8 MHz (divide-by-4) 011 = 1.8 kHz (divide-by-4) 101 = 15.62 kHz (divide-by-26) 100 = 125 kHz (divide-by-4) 101 = 15.62 kHz (divide-by-4) 101 = 15.62 kHz (divide-by-2) - default 101 = 15.62 kHz (divide-by-2) - default 101 = 125 kHz (divide-by-2) - default 101 = 14 kHz (divide-by-4) 101 = 15.62 kHz (divide-by-2) - default 101 = 125 kHz (divide-by-2) - default 101 = 125 kHz (divide-by-2) - default 101 = 125 kHz (divide-by-2) - default 102 = 25 kHz (divide-by-2) - default 103 = 125 kHz (divide-by-2) - default 104 = 125 kHz (divide-by-2) - default 105 = 25 kHz (divide-by-2) - default 106 = 125 kHz (divide-by-2) - default 107 = 125 kHz (divide-by-2) - default 108 = 125 kHz (divide-by-2) - default 109 = 500 kHz (divide-by-2) - default 100 = 500 kHz (divide-by-2)			_	_	<u> </u>	<u> </u>	_	
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ROI: Recover on Interrupt bit 1 = Interrupts clear the DOZEN bit, and reset the CPU and peripheral clock ratio to 1:1 0 = Interrupts have no effect on the DOZEN bit bit 14 DOZE+2:0s: CPU and Peripheral Clock Ratio Select bits 111 = 1:128 101 = 1:64 101 = 1:32 100 = 1:16 010 = 1:1 000 = 1:1 000 = 1:1 bit 11 DOZEN: Doze Enable bit ⁽¹⁾ 1 = DOZE 11 = 1:20 000 = 1:1 000 = 1:1 bit 11 DOZEN: Doze Enable bit ⁽¹⁾ 1 = DOZE 12 = DOZE 0:0 = 1:1 0:0 = 1:1 bit 10-8 RCDIV<2:0>: FRC Postscaler Select bits When COSC 2:0 > (SCCON+14:12>) = 111; 111 = 31.25 kHz (divide-by-256) 110 = 125 kHz (divide-by-256) 100 = 25 kHz (divide-by-3) 100 = 2 MHz (divide-by-4) 101 = 25 kHz (divide-by-3) 100 = 2 MHz (divide-by-4) 101 = 4.26 kHz (divide-by-256) 111: 111 = 1.95 kHz (divide-by-256) 111 111 = 1.95 kHz (divide-by-3) 100 = 2 MHz (divide-by-3)	bit 7							bit 0
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ROI: Recover on Interrupt bit 1 = Interrupts clear the DOZEN bit, and reset the CPU and peripheral clock ratio to 1:1 0 = Interrupts have no effect on the DOZEN bit bit 14 DOZE+2:0s: CPU and Peripheral Clock Ratio Select bits 111 = 1:128 101 = 1:64 101 = 1:32 100 = 1:16 010 = 1:1 000 = 1:1 000 = 1:1 bit 11 DOZEN: Doze Enable bit ⁽¹⁾ 1 = DOZE 11 = 1:20 000 = 1:1 000 = 1:1 bit 11 DOZEN: Doze Enable bit ⁽¹⁾ 1 = DOZE 12 = DOZE 0:0 = 1:1 0:0 = 1:1 bit 10-8 RCDIV<2:0>: FRC Postscaler Select bits When COSC 2:0 > (SCCON+14:12>) = 111; 111 = 31.25 kHz (divide-by-256) 110 = 125 kHz (divide-by-256) 100 = 25 kHz (divide-by-3) 100 = 2 MHz (divide-by-4) 101 = 25 kHz (divide-by-3) 100 = 2 MHz (divide-by-4) 101 = 4.26 kHz (divide-by-256) 111: 111 = 1.95 kHz (divide-by-256) 111 111 = 1.95 kHz (divide-by-3) 100 = 2 MHz (divide-by-3)	Legend:							
bit 15 ROI: Recover on Interrupt bit 1 = Interrupts clear the DOZEN bit, and reset the CPU and peripheral clock ratio to 1:1 0 = Interrupts have no effect on the DOZEN bit DOZE<2:00: CPU and Peripheral Clock Ratio Select bits 111 = 1:128 100 = 1:64 101 = 1:32 100 = 1:16 011 = 1:8 010 = 1:4 001 = 1:2 000 = 1:1 bit 11 DOZEN: Doze Enable bit ⁽¹⁾ 1 = DOZE<2:0> bits specify the CPU and peripheral clock ratio 0 = CPU and peripheral clock ratio are set to 1:1 bit 10-8 RCDV<2:0>: FRC Postscaler Select bits When COSC<2:0> (OSCCON<14:12>) = 111; 111 = 31.25 kHz (divide-by-256) 110 = 125 kHz (divide-by-250) 110 = 125 kHz (divide-by-24) 101 = 250 kHz (divide-by-250) 100 = 500 kHz (divide-by-2) - default 000 = 8 MHz (divide-by-2) - default 101 = 15.5 kHz (divide-by-26) 100 = 7.81 kHz (divide-by-32) 100 = 7.81 kHz (divide-by-32) 100 = 125 kHz (divide-by-2) - default 001 = 125 kHz (divide-by-2) - default 002 = 125 kHz (divide-by-2) - default 003 = 125 kHz (divide-by-2) - default 004 = 125 kHz (divide-by-2) - default 005 = 125 kHz (divide-by-2) - default 005 = 125 kHz (divide-by-2) - default 006 = 125 kHz (divide-by-2) - default 007 = 125 kHz (divide-by-2) - default 007 = 125 kHz (divide-by-2) - default 008 = 125 kHz (divide-by-2) - default 009 = 500 kHz (divide-by-2) - default 000 = 500 kHz (divide-by-1)	•	le bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'	
1 = Interrupts clear the DOZEN bit, and reset the CPU and peripheral clock ratio to 1:1 0 = Interrupts have no effect on the DOZEN bit bit 14-12 DOZE<2:0>: CPU and Peripheral Clock Ratio Select bits 111 = 1:128 110 = 1:64 101 = 1:32 100 = 1:16 011 = 1:8 010 = 1:4 001 = 1:2 000 = 1:1 bit 11 DOZEN: Doze Enable bit(1) 1 = DOZE<2:0> bits specify the CPU and peripheral clock ratio 0 = CPU and peripheral clock ratio are set to 1:1 bit 10-8 RCDIV<2:0>: FRC Postscaler Select bits When COSC<2:0> (OSCCON<14:12>) = 111: 111 = 31.25 kHz (divide-by-256) 110 = 125 kHz (divide-by-32) 100 = 500 kHz (divide-by-4) 01 = 250 kHz (divide-by-4) 01 = 4 MHz (divide-by-4) 01 = 4 MHz (divide-by-4) 01 = 7.81 kHz (divide-by-4) 10 = 7.81 kHz (divide-by-4) 10 = 15.6 kHz (divide-by-4) 10 = 125 kHz (divide-by-4) 10 = 250 kHz (divide-by-1) default 00 = 500 kHz (divide-by-1)	-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
$111 = 1:128$ $110 = 1:64$ $101 = 1:32$ $100 = 1:16$ $011 = 1:8$ $010 = 1:4$ $001 = 1:2$ $000 = 1:1$ bit 11 DOZEN: Doze Enable bit ⁽¹⁾ $1 = DOZE<2:0> bits specify the CPU and peripheral clock ratio 0 = CPU \text{ and peripheral clock ratio are set to 1:1} bit 10-8 RCDIV-2:0>: FRC Postscaler Select bits \frac{When COSC<2:0> (OSCCON<14:12>) = 111:}{111 = 31.25 \text{ kHz (divide-by-36)}} 110 = 125 \text{ kHz (divide-by-36)} 100 = 500 \text{ kHz (divide-by-4)} 101 = 250 \text{ kHz (divide-by-4)} 101 = 125 \text{ kHz (divide-by-4)} 101 = 25 \text{ kHz (divide-by-256)} 110 = 125 \text{ kHz (divide-by-4)} 111 = 1.95 \text{ kHz (divide-by-4)} 111 = 1.95 \text{ kHz (divide-by-26)} 110 = 1.562 \text{ kHz (divide-by-32)} 100 = 31.25 \text{ kHz (divide-by-4)} 101 = 15.62 \text{ kHz (divide-by-4)} 101 = 15.62 \text{ kHz (divide-by-4)} 101 = 15.62 \text{ kHz (divide-by-4)} 101 = 250 \text{ kHz (divide-by-4)} 101 = 15.62 \text{ kHz (divide-by-4)} 101 = 15.62 \text{ kHz (divide-by-4)} 101 = 250 \text{ kHz (divide-by-2) - default} 102 = 31.25 \text{ kHz (divide-by-4)} 103 = 250 \text{ kHz (divide-by-4)} 104 = 125 \text{ kHz (divide-by-2) - default} 102 = 250 \text{ kHz (divide-by-4) 103 = 125 \text{ kHz (divide-by-4) 103 = 125 \text{ kHz (divide-by-4)} 103 = 125 \text{ kHz (divide-by-4) = 110:} 114 = 1.95 \text{ kHz (divide-by-4) = 110:} 115 = 1.25 \text{ kHz (divide-by-4) = 110:} 112 = 1.25 kHz (di$	bit 15	1 = Interrupts	s clear the DOZ	EN bit, and re		d peripheral cl	ock ratio to 1:1	
bit 11 DOZEN: Doze Enable bit ⁽¹⁾ 1 = DOZE<2:0> bits specify the CPU and peripheral clock ratio 0 = CPU and peripheral clock ratio are set to 1:1 bit 10-8 RCDIV<2:0>: FRC Postscaler Select bits When COSC<2:0> (OSCCON<14:12>) = 111; 111 = 31.25 kHz (divide-by-256) 110 = 125 kHz (divide-by-32) 100 = 500 kHz (divide-by-4) 011 = 2 MHz (divide-by-4) 010 = 2 MHz (divide-by-4) 010 = 4 MHz (divide-by-2) - default 000 = 8 MHz (divide-by-2) - default 000 = 8 MHz (divide-by-256) 110 = 7.81 kHz (divide-by-266) 110 = 7.81 kHz (divide-by-32) 100 = 31.25 kHz (divide-by-4) 011 = 62.5 kHz (divide-by-4) 012 = 250 kHz (divide-by-2) - default 000 = 500 kHz (divide-by-1)	UIL 14-12	111 = 1:128 110 = 1:64 101 = 1:32 100 = 1:16 011 = 1:8 010 = 1:4 001 = 1:2						
bit 10-8 RCDIV<2:0>: FRC Postscaler Select bits When COSC<2:0> (OSCCON<14:12>) = 111: 111 = 31.25 kHz (divide-by-256) 110 = 125 kHz (divide-by-64) 101 = 250 kHz (divide-by-32) 100 = 500 kHz (divide-by-3) 100 = 500 kHz (divide-by-8) 010 = 2 MHz (divide-by-8) 010 = 2 MHz (divide-by-2) – default 000 = 8 MHz (divide-by-2) – default 000 = 8 MHz (divide-by-2) = 110: 111 = 1.95 kHz (divide-by-26) 110 = 7.81 kHz (divide-by-32) 100 = 31.25 kHz (divide-by-32) 100 = 31.25 kHz (divide-by-4) 011 = 62.5 kHz (divide-by-4) 012 = 250 kHz (divide-by-2) – default 003 = 500 kHz (divide-by-2) – default 004 = 500 kHz (divide-by-1)	bit 11	1 = DOZE<2	:0> bits specify			ratio		
	bit 10-8	RCDIV<2:0>: <u>When COSC</u> 111 = 31.25 K 110 = 125 K 101 = 250 K 100 = 500 K 011 = 1 MHz 010 = 2 MHz 001 = 4 MHz 000 = 8 MHz <u>When COSC</u> 111 = 1.95 K 100 = 31.25 K 011 = 62.5 K 010 = 125 K 001 = 250 K	FRC Postscale <u><2:0> (OSCCO</u> <u>K</u> Iz (divide-by-2 <u>i</u> z (divide-by-32 <u>i</u> z (divide-by-32 <u>i</u> z (divide-by-32 <u>i</u> z (divide-by-4) (divide-by-4) (divide-by-2) – (divide-by-2) <u>-</u> (divide-by-2) <u>i</u> z (divide-by-2 <u>k</u> Iz (divide-by-3) <u>i</u> z (divide-by-4) <u>i</u> z (divide-by-4) <u>i</u> z (divide-by-2) <u>i</u> z (divide-by-2) <u>i</u> z (divide-by-2) <u>i</u> z (divide-by-2) <u>i</u> z (divide-by-2)	er Select bits <u>N<14:12>) = 1</u> 256)) default <u>N<14:12>) = 1</u> 56) 4) 32) 16)	<u>.111:</u>			
	bit 7-0)'				

REGISTER 9-2: CLKDIV: CLOCK DIVIDER REGISTER

Note 1: This bit is automatically cleared when the ROI bit is set and an interrupt occurs.

			••••••••				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_		_		—	_		
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	<u> </u>	TUN5 ⁽¹⁾	TUN4 ⁽¹⁾	TUN3 ⁽¹⁾	TUN2 ⁽¹⁾	TUN1 ⁽¹⁾	TUN0 ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15-6	Unimplement	ted: Read as '	D'				
bit 5-0	TUN<5:0>: F	RC Oscillator T	uning bits ⁽¹⁾				
		ximum frequer	ncy deviation				
	011110						
	•						
	•						
	000001						
	000000 = Ce	nter frequency,	oscillator is ru	nning at factory	calibrated free	quency	
	111111						
	•						
	•						
	100001						
		nimum frequen	cy deviation				

OSCTUN: FRC OSCILLATOR TUNE REGISTER

Note 1: Increments or decrements of TUN<5:0> may not change the FRC frequency in equal steps over the FRC tuning range and may not be monotonic.

REGISTER 9-3:

9.4 Clock Switching Operation

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.

Note: The Primary Oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMDx Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

9.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the FOSC Configuration register must be programmed to '0'. (Refer to **Section 25.0** "**Special Features**" for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and FSCM function are disabled; this is the default setting.

The NOSCx control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSCx bits (OSCCON<14:12>) will reflect the clock source selected by the FNOSCx Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled; it is held at '0' at all times.

9.4.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSCx bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- 3. Write the appropriate value to the NOSCx bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically, as follows:

- 1. The clock switching hardware compares the COSCx bits with the new value of the NOSCx bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and CF (OSCCON<3>) bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSCx bits value is transferred to the COSCx bits.
- The old clock source is turned off at this time, with the exception of LPRC (if WDT, FSCM or RTCC with LPRC as a clock source is enabled) or SOSC (if SOSCEN remains enabled).

Note 1: The processor will continue to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.

2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transitional clock source between the two PLL modes.

The following code sequence for a clock switch is recommended:

- 1. Disable interrupts during the OSCCON register unlock and write sequence.
- Execute the unlock sequence for the OSCCON high byte by writing 78h and 9Ah to OSCCON<15:8>, in two back-to-back instructions.
- 3. Write the new oscillator source to the NOSCx bits in the instruction immediately following the unlock sequence.
- Execute the unlock sequence for the OSCCON low byte by writing 46h and 57h to OSCCON<7:0>, in two back-to-back instructions.
- 5. Set the OSWEN bit in the instruction immediately following the unlock sequence.
- 6. Continue to execute code that is not clock-sensitive (optional).
- 7. Invoke an appropriate amount of software delay (cycle counting) to allow the selected oscillator and/or PLL to start and stabilize.
- Check to see if OSWEN is '0'. If it is, the switch was successful. If OSWEN is still set, then check the LOCK bit to determine the cause of failure.

The core sequence for unlocking the OSCCON register and initiating a clock switch is shown in Example 9-1 and Example 9-2.

EXAMPLE 9-1: ASSEMBLY CODE SEQUENCE FOR CLOCK SWITCHING

;Place the new oscillator selection in WO
;OSCCONH (high byte) Unlock Sequence
MOV #OSCCONH, w1
MOV #0x78, w2
MOV #0x9A, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Set new oscillator selection
MOV.b WREG, OSCCONH
;OSCCONL (low byte) unlock sequence
MOV #OSCCONL, w1
MOV #0x46, w2
MOV #0x57, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Start oscillator switch operation
BSET OSCCON,#0

EXAMPLE 9-2: BASIC 'C' CODE SEQUENCE FOR CLOCK SWITCHING

//Use compiler built-in function to write
new clock setting
__builtin_write_OSCCONH(0x01); //0x01

```
switches to FRCPLL
```

//Use compiler built-in function to set the
OSWEN bit.
builtin write OSCCONI (OSCCONI | 0x01);

```
__builtin_write_OSCCONL(OSCCONL | 0x01);
```

//Optional: Wait for clock switch sequence
to complete
while(OSCCONbits.OSWEN == 1);

9.5 Reference Clock Output

In addition to the CLKO output (Fosc/2) available in certain oscillator modes, the device clock in the PIC24FXXXX family devices can also be configured to provide a reference clock output signal to a port pin. This feature is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application.

This reference clock output is controlled by the REFOCON register (Register 9-4). Setting the ROEN bit (REFOCON<15>) makes the clock signal available on the REFO pin. The RODIV<3:0> bits (REFOCON<11:8>) enable the selection of 16 different clock divider options.

The ROSSLP and ROSEL bits (REFOCON<13:12>) control the availability of the reference output during Sleep mode. The ROSEL bit determines if the oscillator on OSC1 and OSC2, or the current system clock source, is used for the reference clock output. The ROSSLP bit determines if the reference source is available on REFO when the device is in Sleep mode.

To use the reference clock output in Sleep mode, both the ROSSLP and ROSEL bits must be set. The device clock must also be configured for one of the primary modes (EC, HS or XT); otherwise, if the ROSEL bit is not also set, the oscillator on OSC1 and OSC2 will be powered down when the device enters Sleep mode. Clearing the ROSEL bit allows the reference output frequency to change as the system clock changes during any clock switches.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ROEN		ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0
bit 15							bit
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—		_	_	_	_
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15 bit 14	1 = Reference 0 = Reference	ence Oscillator e Oscillator is e e Oscillator is d ted: Pead as 'o	nabled on the isabled				
bit 13	-	ted: Read as '(n in Claan hit			
UIL TO	1 = Reference	ference Oscilla e Oscillator con e Oscillator is d	tinues to run i	n Sleep			
bit 12	ROSEL: Refe	erence Oscillato	r Source Sele	ct bit			
	1 = Primary 0 0 = System c	Dscillator is use lock is used as	d as the base the base cloc	clock ⁽¹⁾ k; base clock re	eflects any cloc	k switching of t	he device
bit 11-8	1111 = Base 1110 = Base 1101 = Base 1100 = Base 1011 = Base 1010 = Base 1001 = Base 0111 = Base 0111 = Base	Reference Osc clock value divi clock value divi	ided by 32,768 ided by 16,384 ided by 8,192 ided by 4,096 ided by 2,048 ided by 1,024 ided by 512 ided by 512 ided by 256 ided by 128 ided by 64 ided by 32	3			
	0011 = Base 0010 = Base	clock value divi clock value divi clock value divi	ided by 8 ided by 4				

REGISTER 9-4: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

Note 1: The crystal oscillator must be enabled using the FOSC<2:0> bits; the crystal maintains the operation in Sleep mode.

NOTES:

10.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, *"Power-Saving Features with VBAT"* (DS30622).
 This FRM describes some features which

are not implemented in this device. Sections related to the VBAT pin and Deep Sleep do not apply to the PIC24FV16KM204 family.

The PIC24FV16KM204 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. All PIC24F devices manage power consumption in four different ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- · Software Controlled Doze mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical application features, such as timing-sensitive communications.

10.1 Clock Frequency and Clock Switching

PIC24F devices allow for a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSCx bits. The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 9.0 "Oscillator Configuration".

10.2 Instruction-Based Power-Saving Modes

PIC24F devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution; Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The 'C' syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

10.2.1 SLEEP MODE

Sleep mode includes these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum provided that no I/O pin is sourcing current.
- The I/O pin directions and states are frozen.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT or RTCC with LPRC as the clock source is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items, such as the Input Change Notification on the I/O ports or peripherals that use an External Clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- On any interrupt source that is individually enabled
- · On any form of device Reset
- · On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

EXAMPLE 10-1: 'C' POWER-SAVING ENTRY

10.2.2 IDLE MODE

Idle mode includes these features:

- · The CPU will stop executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.6 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.

The device will wake from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction will be held off until entry into Sleep or Idle mode has completed. The device will then wake-up from Sleep or Idle mode.

10.2.3.1 Power-on Resets (PORs)

VDD voltage is monitored to produce PORs. When a true POR occurs, the entire device is reset.

10.3 Ultra Low-Power Wake-up

The Ultra Low-Power Wake-up (ULPWU) on pin, RB0, allows a slow falling voltage to generate an interrupt without excess current consumption.

To use this feature:

- 1. Charge the capacitor on RB0 by configuring the RB0 pin to an output and setting it to '1'.
- 2. Stop charging the capacitor by configuring RB0 as an input.
- 3. Discharge the capacitor by setting the ULPEN and ULPSINK bits in the ULPWCON register.
- 4. Configure Sleep mode.
- 5. Enter Sleep mode.

When the voltage on RB0 drops below VIL, the device wakes up and executes the next instruction.

This feature provides a low-power technique for periodically waking up the device from Sleep mode.

The time-out is dependent on the discharge time of the RC circuit on RB0.

When the ULPWU module wakes the device from Sleep mode, the ULPWUIF bit (IFS5<0>) is set. Software can check this bit upon wake-up to determine the wake-up source.


See Example 10-2 for initializing the ULPWU module.

EXAMPLE 10-2: ULTRA LOW-POWER WAKE-UP INITIALIZATION

```
//********
// 1. Charge the capacitor on RBO
TRISBbits.TRISB0 = 0;
  LATBbits.LATB0 = 1;
  for(i = 0; i < 10000; i++) Nop();</pre>
//2. Stop Charging the capacitor
   on RBO
11
//*******************************
  TRISBbits.TRISB0 = 1;
//3. Enable ULPWU Interrupt
IFS5bits.ULPWUIF = 0;
IEC5bits.ULPWUIE = 1;
IPC21bits.ULPWUIP = 0x7;
//*********************************
//4. Enable the Ultra Low Power
11
   Wakeup module and allow
11
  capacitor discharge
ULPWCONbits.ULPEN = 1;
  ULPWCONbit.ULPSINK = 1;
//5. Enter Sleep Mode
 11
  Sleep();
//for sleep, execution will
//resume here
```

A series resistor, between RB0 and the external capacitor provides overcurrent protection for the AN2/ULPWU/RB0 pin and enables software calibration of the time-out (see Figure 10-1).

FIGURE 10-1: SERIES RESISTOR



A timer can be used to measure the charge time and discharge time of the capacitor. The charge time can then be adjusted to provide the desired delay in Sleep. This technique compensates for the affects of temperature, voltage and component accuracy. The peripheral can also be configured as a simple, programmable Low-Voltage Detect (LVD) or temperature sensor.

REGISTER 10-1: ULPWCON: ULPWU CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0
ULPEN		ULPSIDL	_	—	_	_	ULPSINK
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—		—	_	_	—
bit 7	·	· · ·					bit 0
Legend:							
R = Readabl	le bit	W = Writable b	it	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	ULPEN: ULF	PWU Module En	able bit				
	1 = Module i						
	0 = Module i	s disabled					
bit 14	Unimpleme	nted: Read as '0	,				
bit 13	ULPSIDL: U	LPWU Stop in Ic	lle Select bit				
		nues module ope			Idle mode		
	0 = Continue	es module operat	tion in Idle mod	e			
bit 12-9	Unimpleme	nted: Read as '0	,				
bit 8	ULPSINK: U	ILPWU Current S	Sink Enable bit				
	1 = Current	sink is enabled					
	0 = Current s	sink is disabled					
bit 7-0	Unimpleme	nted: Read as '0	3				

10.4 Voltage Regulator-Based Power-Saving Features

The PIC24FV16KM204 family series devices have a voltage regulator that has the ability to alter functionality to provide power savings. The on-chip regulator is made up of two basic modules: the Voltage Regulator (VREG) and the Retention Regulator (RETREG). With the combination of VREG and RETREG, the following power modes are available:

10.4.1 RUN MODE

In Run mode, the main VREG is providing a regulated voltage with enough current to supply a device running at full speed and the device is not in Sleep mode. The RETREG may or may not be running, but is unused.

10.4.2 SLEEP MODE

In Sleep mode, the device is in Sleep and the main VREG is providing a regulated voltage to the core. By default, in Sleep mode, the regulator enters a low-power standby state which consumes reduced quiescent current. The PMSLP bit (RCON<8>) controls the regulator state in Sleep mode. If the PMSLP bit is set, the program Flash memory will stay powered on during Sleep mode and the regulator will stay in its full-power mode.

10.4.3 RETENTION REGULATOR

The Retention Regulator, sometimes referred to as the low-voltage regulator, is designed to provide power to the core at a lower voltage than the standard voltage regulator, while consuming significantly lower quiescent current. Refer to Section 27.0 "Electrical Characteristics" for the voltage output range of the RETREG. This regulator is only used in Sleep mode, and has limited output current to maintain the RAM and provide power for limited peripherals, such as the WDT, while the device is in Sleep. It is controlled by the RETCFG Configuration bit (FPOR<2>) and in firmware by the RETEN bit (RCON<12>). RETCFG must be programmed (= 0) and the RETEN bit must be set (= 1) for the Retention Regulator to be enabled.

10.4.4 RETENTION SLEEP MODE

In Retention Sleep mode, the device is in Sleep and all regulated voltage is provided solely by the RETREG, while the main VREG is disabled. Consequently, this mode provides the lowest Sleep power consumption, but has a trade-off of a longer wake-up time. The low-voltage Sleep wake-up time is longer than Sleep mode due to the extra time required to re-enable the VREG and raise the VDDCORE supply rail back to normal regulated levels.

Note: The PIC24F16KM204 family devices do not have any internal voltage regulation, and therefore, do not support Retention Sleep mode.

TABLE 10-1: VOLTAGE REGULATION CONFIGURATION SETTINGS FOR PIC24FXXXXX FAMILY DEVICES

RETCFG Bit (FPOR<2>)	RETEN Bit (RCON<12>	PMSLP Bit (RCON<8>)	Power Mode During Sleep	Description
0	0	1	Sleep	VREG mode (normal) is unchanged during Sleep.
				RETREG is unused.
0	0	0	Sleep	VREG goes to Low-Power Standby mode during Sleep.
			(Standby)	RETREG is unused.
0	1	0	Retention	VREG is off during Sleep.
			Sleep	RETREG is enabled and provides Sleep voltage regulation.
1	x	1	Sleep	VREG mode (normal) is unchanged during Sleep.
				RETREG is disabled at all times.
1	х	0	Sleep	VREG goes to Low-Power Standby mode during Sleep.
			(Standby)	RETREG is disabled at all times.

10.5 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default.

It is also possible to use Doze mode to selectively reduce power consumption in event driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption. Meanwhile, the CPU Idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

10.6 Selective Peripheral Module Control

Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what these modes do not provide: the allocation of power resources to CPU processing with minimal power consumption from the peripherals.

PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- The Peripheral Enable bit, generically named, "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named, "XXXMD", located in one of the PMDx Control registers.

Both bits have similar functions in enabling or disabling its associated module. Setting the PMDx bits for a module, disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect, and read values will be invalid. Many peripheral modules have a corresponding PMDx bit.

In contrast, disabling a module by clearing its XXXEN bit, disables its functionality, but leaves its registers available to be read and written to. Power consumption is reduced, but not by as much as when the PMDx bits are used. Most peripheral modules have an enable bit; exceptions include capture, compare and RTCC.

To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, "XXXIDL". By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature disables the module while in Idle mode, allowing further reduction of power consumption during Idle mode, enhancing power savings for extremely critical power applications.

NOTES:

11.0 I/O PORTS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the I/O ports, refer to the *"PIC24F Family Reference Manual"*, *"I/O Ports with Peripheral Pin Select (PPS)"* (DS39711). Note that the PIC24FV16KM204 family devices do not support Peripheral Pin Select features.

All of the device pins (except VDD and VSS) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports


A Parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 illustrates how ports are shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the Data Direction register bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Data Latch register (LATx), read the latch. Writes to the latch, write the latch. Reads from the port pins; writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers, and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.





11.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORT, LAT and TRIS registers for data control, each port pin can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The maximum open-drain voltage allowed is the same as the maximum VIH specification.

11.2 Configuring Analog Port Pins

The use of the ANSx and TRISx registers controls the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRISx bit set (input). If the TRISx bit is cleared (output), the digital output level (VOH or VOL) will be converted.

When reading the PORTx register, all pins configured as analog input channels will read as cleared (a low level). Analog levels on any pin that is defined as a digital input (including the ANx pins) may cause the input buffer to consume current that exceeds the device specifications.

11.2.1 ANALOG SELECTION REGISTER

I/O pins with shared analog functionality, such as A/D inputs and comparator inputs, must have their digital inputs shut off when analog functionality is used. Note that analog functionality includes an analog voltage being applied to the pin externally.

To allow for analog control, the ANSx registers are provided. There is one ANSx register for each port (ANSA, ANSB and ANSC). Within each ANSx register, there is a bit for each pin that shares analog functionality with the digital I/O functionality.

If a particular pin does not have an analog function, that bit is unimplemented. See Register 11-1 to Register 11-3 for implementation.

REGISTER 11-1: ANSA: PORTA ANALOG SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15	·						bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
_	—	_	ANSA4 ⁽¹⁾	ANSA3	ANSA2	ANSA1	ANSA0	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown		
L								

bit 15-5 Unimplemented: Read as '0'

bit 4-0 ANSA<4:0>: Analog Select Control bits⁽¹⁾

1 = Digital input buffer is not active (use for analog input)

0 = Digital input buffer is active

Note 1: The ANSA4 bit is not available on 20-pin devices.

REGISTER 11-2: ANSB: PORTB ANALOG SELECTION REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0	R/W-1	R/W-1
ANSB15	ANSB14	ANSB13	ANSB12	—		ANSB9	ANSB8
bit 15							bit 8

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
ANSB7	ANSB6 ⁽¹⁾	ANSB5 ⁽¹⁾	ANSB4	ANSB3 ⁽¹⁾	ANSB2	ANSB1	ANSB0
bit 7							bit 0

Legend

Legena:				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-12 **ANSB<15:12>:** Analog Select Control bits 1 = Digital input buffer is not active (use for analog input)

- 0 = Digital input buffer is active
- bit 11-10 Unimplemented: Read as '0'
- bit 9-0 ANSB<9:0>: Analog Select Control bits⁽¹⁾
 - 1 = Digital input buffer is not active (use for analog input)
 - 0 = Digital input buffer is active
- **Note 1:** The ANSB<6:5,3> bits are not available on 20-pin devices.

REGISTER 11-3: ANSC: PORTC ANALOG SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1
—	—	—	—	—	ANSC2 ^(1,2)	ANSC1 ^(1,2)	ANSC0 ^(1,2)
bit 7							bit 0
Legend:							

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

bit 2-0 ANSC<2:0>: Analog Select Control bits^(1,2)

- 1 = Digital input buffer is not active (use for analog input)
- 0 = Digital input buffer is active

Note 1: These bits are not implemented in 20-pin devices.

2: These bits are not implemented in 28-pin devices.

11.2.2 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation, and a read operation of the same port. Typically, this instruction would be a NOP.

11.3 Input Change Notification (ICN)

The Input Change Notification function of the I/O ports allows the PIC24FXXXXX family of devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature is capable of detecting input Change-of-States, even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 37 external signals (CN0 through CN36) that may be selected (enabled) for generating an interrupt request on a Change-of-State.

There are six control registers associated with the CN module. The CNEN1 and CNEN3 registers contain the interrupt enable control bits for each of the CNx input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CNx pin also has a weak pull-up/pull-down connected to it. The pull-ups act as a current source that is connected to the pin. The pull-downs act as a current sink to eliminate the need for external resistors when push button or keypad devices are connected.

On any pin, only the pull-up resistor or the pull-down resistor should be enabled, but not both of them. If the push button or the keypad is connected to VDD, enable the pull-down, or if they are connected to VSS, enable the pull-up resistors. The pull-ups are enabled separately using the CNPU1 and CNPU3 registers, which contain the control bits for each of the CNx pins.

Setting any of the control bits enables the weak pull-ups for the corresponding pins. The pull-downs are enabled separately using the CNPD1 and CNPD3 registers, which contain the control bits for each of the CNx pins. Setting any of the control bits enables the weak pull-downs for the corresponding pins.

When the internal pull-up is selected, the pin uses VDD as the pull-up source voltage. When the internal pull-down is selected, the pins are pulled down to Vss by an internal resistor. Make sure that there is no external pull-up source/pull-down sink when the internal pull-ups/pull-downs are enabled.

Note: Pull-ups and pull-downs on Change Notification (CN) pins should always be disabled whenever the port pin is configured as a digital output.

EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

MOV 0xFF00, W0; MOV W0, TRISB;	//Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs
NOP ;	//Delay 1 cycle
BTSS PORTB, #13;	//Next Instruction
<pre>Equivalent `C' Code TRISB = 0xFF00; NOP(); if(PORTBbits.RB13 == 1) { }</pre>	<pre>//Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs //Delay 1 cycle // execute following code if PORTB pin 13 is set.</pre>

12.0 TIMER1

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on timers, refer to the "PIC24F Family Reference Manual", "Timers" (DS39704).

The Timer1 module is a 16-bit timer which can serve as the time counter for the Real-Time Clock (RTC) or operate as a free-running, interval timer/counter. Timer1 can operate in three modes:

- 16-Bit Timer
- 16-Bit Synchronous Counter
- 16-Bit Asynchronous Counter


Timer1 also supports these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation During CPU Idle and Sleep modes
- Interrupt on 16-Bit Period Register Match or Falling Edge of External Gate Signal

Figure 12-1 illustrates a block diagram of the 16-bit Timer1 module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1).
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Set or clear the TSYNC bit to configure synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the Timer1 Interrupt Enable bit, T1IE. Use the Timer1 Interrupt Priority bits, T1IP<2:0>, to set the interrupt priority.



© 2013 Microchip Technology Inc.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0			
TON		TSIDL	—	_	_	TECS1 ⁽¹⁾	TECS0 ⁽¹⁾			
bit 15	I						bit			
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0			
—	TGATE	TCKPS1	TCKPS0	—	TSYNC	TCS	—			
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15	TON: Timer1	On bit								
	1 = Starts 16 0 = Stops 16									
bit 14	•	ted: Read as '	0'							
bit 13	-	1 Stop in Idle N								
	1 = Discontinues module operation when device enters Idle mode									
		s module opera		de						
bit 12-10		ted: Read as '		(1)						
bit 9-8	TECS<1:0>: Timer1 Extended Clock Select bits ⁽¹⁾ 11 = Reserved; do not use									
		10 = Timer1 uses the LPRC as the clock source								
	01 = Timer1 uses the External Clock (EC) from T1CK 00 = Timer1 uses the Secondary Oscillator (SOSC) as the clock source									
bit 7			-	r (5050) as th						
bit 6	Unimplemented: Read as '0' TGATE: Timer1 Gated Time Accumulation Enable bit									
	When TCS = 1 :									
	This bit is igno	ored.								
	<u>When TCS =</u> 1 = Cotod time	<u>0:</u> ne accumulatio	n is enabled							
		ne accumulatio								
bit 5-4	TCKPS<1:0>	: Timer1 Input	Clock Prescale	e Select bits						
	11 = 1:256									
	10 = 1:64 01 = 1:8									
	00 = 1:1									
bit 3	Unimplemented: Read as '0'									
bit 2	TSYNC: Time	er1 External Clo	ock Input Sync	hronization Sel	lect bit					
	When TCS = 1: 1 - 2 Supervises External Cleak input									
	 1 = Synchronizes External Clock input 0 = Does not synchronize External Clock input 									
	<u>When TCS = 0:</u>									
	This bit is igno	ored.								
bit 1		Clock Source S								
	1 = Timer1 cl	lock source is a	selected by TE	US<1:0>						
	0 = Internal c	lock (Fosc/2)								

13.0 CAPTURE/COMPARE/PWM/ TIMER MODULES (MCCP AND SCCP)

Note:	This data sheet summarizes the features
	of this group of PIC24F devices. It is not
	intended to be a comprehensive refer-
	ence source. For more information on the
	MCCP/SCCP modules, refer to the
	"PIC24F Family Reference Manual".

PIC24FV16KM204 family devices include several Capture/Compare/PWM/Timer base modules, which provide the functionality of three different peripherals of earlier PIC24F devices. The module can operate in one of three major modes:

- General Purpose Timer
- Input Capture
- Output Compare/PWM

The module is provided in two different forms, distinguished by the number of PWM outputs that the module can generate. Single output modules (SCCPs) provide only one PWM output. Multiple output modules (MCCPs) can provide up to six outputs and an extended range of power control features, depending on the pin count of the particular device. All other features of the modules are identical.

The SCCP and MCCP modules can be operated only in one of the three major modes at any time. The other modes are not available unless the module is reconfigured for the new mode. A conceptual block diagram for the module is shown in Figure 13-1. All three modes share a time base generator and a common Timer register pair (CCPxTMRH/L); other shared hardware components are added as a particular mode requires.


Each module has a total of seven control and status registers:

- CCPxCON1L (Register 13-1)
- CCPxCON1H (Register 13-2)
- CCPxCON2L (Register 13-3)
- CCPxCON2H (Register 13-4)
- CCPxCON3L (Register 13-5)
- CCPxCON3H (Register 13-6)
- CCPxSTATL (Register 13-7)

Each module also includes eight buffer/counter registers that serve as Timer Value registers or data holding buffers:

- CCPxTMRH/CCPxTMRL (Timer High/Low Counters)
- CCPxPRH/CCPxPRL (Timer Period High/Low)
- CCPxRA (Primary Output Compare Data Buffer)
- CCPxRB (Secondary Output Compare Data Buffer)
- CCPxBUFH/CCPxBUFL (Input Capture High/Low Buffers)

FIGURE 13-1: MCCPx/SCCPx CONCEPTUAL BLOCK DIAGRAM



13.1 Time Base Generator

The Timer Clock Generator (TCG) generates a clock for the module's internal time base, using one of the clock signals already available on the microcontroller. This is used as the time reference for the module in its three major modes. The internal time base is shown in Figure 13-2.


There are eight inputs available to the clock generator, which are selected using the CLKSEL<2:0> bits (CCPxCON1L<10:8>). Available sources include the FRC and LPRC, the Secondary Oscillator, and the TCLKI External Clock inputs. The system clock is the default source (CLKSEL<2:0> = 000). On PIC24FV16KM204 family devices, clock sources to the MCCPx module must be synchronized with the system clock; as a result, when clock sources are selected, clock input timing restrictions or module operating restrictions may exist. Table 13-1 describes which time base sources are valid for the various operating modes.

TABLE 13-1: VALID TIMER OPTIONS FOR MCCPx/SCCPx MODES

CLKSEL <2:0> ⁽¹⁾	Timer		Input	Output
	Sync ⁽²⁾	Async ⁽³⁾	Capture	Compare
111	Х	_	_	_
110	Х			—
101	Х			—
011	Х			—
010	Х			—
001	Х	_	—	—
000 (4)	—	Х	Х	Х

Note 1: See Register 13-1 for the description of the time base sources.

- 2: Synchronous Operation: TMRSYNC (CCPxCON1L<11>) = 1 and TRIGEN (CCPxCON1H<7>) = 0.
- Asynchronous Operation: (TMRSYNC = 0) or Triggered mode (TRIGEN = 1).
- 4: When CLKSEL<2:0> = 000, the TMRSYNC bit must be cleared.



13.2 General Purpose Timer

Timer mode is selected when CCSEL = 0 and MOD<3:0> = 0000. The timer can function as a 32-bit timer or a dual 16-bit timer, depending on the setting of the T32 bit (Table 13-2).

T32 (CCPxCON1L<5>)	Operating Mode		
0	Dual Timer Mode (16-bit)		
1	Timer Mode (32-bit)		

TABLE 13-2: TIMER OPERATION MODE

Dual 16-Bit Timer mode provides a simple timer function with two independent 16-bit timer/counters. The primary timer uses CCPxTMRL and CCPxPRL. Only the primary timer can interact with other modules on the device. It generates the MCCPx Sync out signals for use by other MCCP modules. It can also use the SYNC<4:0> bits signal generated by other modules.

The secondary timer uses CCPxTMRH and CCPxPRH. It is intended to be used only as a periodic interrupt source for scheduling CPU events. It does not generate an Output Sync/Trigger signal like the primary time base. In Dual Timer mode, the Secondary Timer Period register, CCPxPRH, generates the MCCP Compare Event (CCPxIF) used by many other modules on the device.

The 32-Bit Timer mode uses the CCPxTMRL and CCPxTMRH registers, together, as a single 32-bit timer. When CCPxTMRL overflows, CCPxTMRH increments by one. This mode provides a simple timer function when it is important to track long time periods. Note that

the T32 bit (CCPxCON1L<5>) should be set before the CCPxTMRL or CCPxPRH registers are written to initialize the 32-bit timer.

13.2.1 SYNC AND TRIGGER OPERATION

In both 16-bit and 32-bit modes, the timer can also function in either Synchronization ("Sync") or Trigger operation. Both use the SYNC<4:0> bits (CCPxCON1H<4:0>) to determine the input signal source. The difference is how that signal affects the timer.

In Sync operation, the timer Reset or clear occurs when the input selected by SYNC<4:0> is asserted. The timer immediately begins to count again from zero unless it is held for some other reason. Sync operation is used whenever the TRIGEN bit (CCPxCON1H<7>) is cleared. SYNC<4:0> can have any value except '11111'.

In Trigger operation, the timer is held in Reset until the input selected by SYNC<4:0> is asserted; when it occurs, the timer starts counting. Trigger operation is used whenever the TRIGEN bit is set. In Trigger mode, the timer will continue running after a Trigger event as long as the CCPTRIG bit (CCPxSTATL< 7>) is set. To clear CCPTRIG, the TRCLR bit (CCPxSTATL<5>) must be set to clear the Trigger event, reset the timer and hold it at zero until another Trigger event occurs. On PIC24FV16KM204 family devices, Trigger operation can only be used when the system clock is the time base source (CLKSEL<2:0> = 000).





FIGURE 13-4: 32-BIT TIMER MODE



13.3 Output Compare Mode

Output Compare mode compares the Timer register value with the value of one or two Compare registers, depending on its mode of operation. The Output Compare x module on compare match events has the ability to generate a single output transition or a train of output

pulses. Like most PIC[®] MCU peripherals, the Output Compare x module can also generate interrupts on a compare match event.


Table 13-3shows the various modes available inOutput Compare modes.

TABLE 13-3: OUTPUT COMPARE/PWM N

MOD<3:0> (CCPxCON1L<3:0>)	T32 (CCPxCON1L<5>)	Operating Mode		
0001	0	Output High on Compare (16-bit)		
0001	1	Output High on Compare (32-bit)		
0010	0	Output Low on Compare (16-bit)	Single Edge Mede	
0010	1	Output Low on Compare (32-bit)	Single Edge Mode	
0011	0	Output Toggle on Compare (16-bit)		
0011	1	Output Toggle on Compare (32-bit)		
0100	0	Dual Edge Compare (16-bit)	Dual Edge Mode	
0101	0	Dual Edge Compare (16-bit buffered)	PWM Mode	
0110	0	Center-Aligned Pulse (16-bit buffered)	Center PWM	
0111	0	Variable Frequency Pulse (16-bit)		
0111	1	Variable Frequency Pulse (32-bit)		



OUTPUT COMPARE x BLOCK DIAGRAM



13.4 Input Capture Mode


Input Capture mode is used to capture a timer value from an independent timer base upon an event on an input pin or other internal Trigger source. The input capture features are useful in applications requiring frequency (time period) and pulse measurement. Figure 13-6 depicts a simplified block diagram of Input Capture mode. Input Capture mode uses a dedicated 16/32-bit, synchronous, up counting timer for the capture function. The timer value is written to the FIFO when a capture event occurs. The internal value may be read (with a synchronization delay) using the CCPxTMRH/L register.

To use Input Capture mode, the CCSEL bit (CCPxCON1L<4>) must be set. The T32 and the MOD<3:0> bits are used to select the proper Capture mode, as shown in Table 13-4.

MOD<3:0> (CCPxCON1L<3:0>)	T32 (CCPxCON1L<5>)	Operating Mode			
0000	0	Edge Detect (16-bit capture)			
0000	1	Edge Detect (32-bit capture)			
0001	0	Every Rising (16-bit capture)			
0001	1	Every Rising (32-bit capture)			
0010	0	Every Falling (16-bit capture)			
0010	1	Every Falling (32-bit capture)			
0011	0	Every Rise/Fall (16-bit capture)			
0011	1	Every Rise/Fall (32-bit capture)			
0100	0	Every 4th Rising (16-bit capture)			
0100	1	Every 4th Rising (32-bit capture)			
0101	0	Every 16th Rising (16-bit capture)			
0101	1	Every 16th Rising (32-bit capture)			

TABLE 13-4: INPUT CAPTURE MODES





13.5 Auxiliary Output

The MCCPx and SCCPx modules have an auxiliary (secondary) output that provides other peripherals access to internal module signals. The auxiliary output is intended to connect to other MCCP or SCCP modules, or other digital peripherals, to provide these types of functions:

- Time Base Synchronization
- Peripheral Trigger and Clock Inputs
- Signal Gating

The type of output signal is selected using the AUXOUT<1:0> control bits (CCPxCON2H<4:3>). The type of output signal is also dependent on the module operating mode.

On the PIC24FV16KM204 family of devices, only the CTMU discharge trigger has access to the auxiliary output signal.

AUXOUT<1:0>	CCSEL	MOD<3:0>	Comments	Signal Description
00	x	xxxx	Auxiliary output disabled	No Output
01	0	0000	Time Base modes	Time Base Period Reset or Rollover
10				Special Event Trigger Output
11				No Output
01	0	0001	Output Compare modes	Time Base Period Reset or Rollover
10		through		Output Compare Event Signal
11		1111		Output Compare Signal
01	1	xxxx	Input Capture modes	Time Base Period Reset or Rollover
10				Reflects the Value of the ICDIS bit
11				Input Capture Event Signal

TABLE 13-5: AUXILIARY OUTPUT

R/W-0	U-0	R/W-0	r-0	R/W-0	R/W-0	R/W-0	R/W-0			
CCPON		CCPSIDL	r	TMRSYNC	CLKSEL2 ⁽¹⁾	CLKSEL1 ⁽¹⁾	CLKSEL0 ⁽¹⁾			
bit 15					·		bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
TMRPS1	TMRPS0	T32	CCSEL	MOD3	MOD2	MOD1	MOD0			
bit 7				-			bit C			
Legend:		r = Reserved b	oit							
R = Readable	e bit	W = Writable b	pit	U = Unimplen	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown			
bit 15				node specified t	by the MOD<3:	0> control bits				
bit 14	Unimplement	ted: Read as 'o	,							
bit 13	CCPSIDL: CCPx Stop in Idle Mode Bit									
	 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 									
h:+ 40			ition in Idle m	ode						
bit 12 bit 11	Reserved: Maintain as '0' TMRSYNC: Time Base Clock Synchronization bit									
	1 = Asynchro (CLKSEL 0 = Synchron	nous module ti .<2:0> ≠ 000)	me base cloc	k is selected and ock is selecte						
bit 10-8	•	>: CCPx Time I	Base Clock S	elect bits ⁽¹⁾						
	110 = Externa 101 = CLC1 100 = Reserv	(31 kHz source) dary Oscillator ed								
bit 7-6	TMRPS<1:0>	: Time Base Pr	escale Select	bits						
	11 = 1:64 Pre 10 = 1:16 Pre 01 = 1:4 Pres 00 = 1:1 Pres	scaler caler								
bit 5	T32: 32-Bit Ti	me Base Selec	t bit							
			•	edge output co edge output co		•				
bit 4	CCSEL: Capt	ure/Compare M	lode Select b	it						
	 1 = Input Capture peripheral 0 = Output Compare/PWM/Timer peripheral (exact function is selected by the MOD<3:0> bits) 									

REGISTER 13-1: CCPxCON1L: CCPx CONTROL 1 LOW REGISTERS

REGISTER 13-1: CCPxCON1L: CCPx CONTROL 1 LOW REGISTERS (CONTINUED)

bit 3-0 MOD<3:0>: CCPx Mode Select bits

For CCSEL = 1 (Input Capture modes):

- 1xxx = Reserved
- 011x = Reserved
- 0101 = Capture every 16th rising edge
- 0100 = Capture every 4th rising edge
- 0011 = Capture every rising and falling edge
- 0010 = Capture every falling edge
- 0001 = Capture every rising edge
- 0000 = Capture every rising and falling edge (Edge Detect mode)
- For CCSEL = 0 (Output Compare/Timer modes):
- 1111 = External Input mode: Pulse generator is disabled, source is selected by ICS<2:0>
- 1110 = Reserved
- 110x = Reserved
- 10xx = Reserved
- 0111 = Variable Frequency Pulse mode
- 0110 = Center-Aligned Pulse Compare mode, buffered
- 0101 = Dual Edge Compare mode, buffered
- 0100 = Dual Edge Compare mode
- 0011 = 16-Bit/32-Bit Single Edge mode, toggle output on compare match
- 0010 = 16-Bit/32-Bit Single Edge mode, drive output low on compare match
- 0001 = 16-Bit/32-Bit Single Edge mode, drive output high on compare match
- 0000 = 16-Bit/32-Bit Timer mode, output functions are disabled
- **Note 1:** Clock options are limited in some operating modes. See Table 13-1 for restrictions.

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
OPSSRC ⁽¹⁾	RTRGEN ⁽²⁾	—	—	OPS3 ⁽³⁾	OPS2 ⁽³⁾	OPS1 ⁽³⁾	OPS0 ⁽³⁾			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
TRIGEN ⁽⁴⁾	ONESHOT	ALTSYNC	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0			
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable I	oit	U = Unimplen	nented bit, read	1 as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	OPSSRC: Ou	tput Postscaler	Source Selec	t bit ⁽¹⁾						
	1 = Output postscaler scales module Trigger output events									
bit 14	0 = Output postscaler scales time base interrupt events									
DIL 14	RTRGEN: Retrigger Enable bit ⁽²⁾ 1 = Time base can be retriggered when TRIGEN bit = 1									
		e may not be re			= 1					
bit 13-12	Unimplemented: Read as '0'									
bit 11-8	OPS3<3:0>: CCPx Interrupt Output Postscale Select bits ⁽³⁾									
	<pre>1111 = Interrupt every 16th time base period match 1110 = Interrupt every 15th time base period match</pre>									
	0011 = Intern 0010 = Intern 0001 = Intern	upt every 3rd tir upt every 2nd ti	ne base perio ne base perio me base perio	d match or 4th d match or 3rd od match or 2nd	input capture e input capture e d input capture ut capture ever	event event				
bit 7		Px Trigger Enal								
	00	peration of time peration of time								
bit 6		ne-Shot Mode								
		t Trigger mode t Trigger mode		igger duration i	s set by OSCN	T<2:0>				
bit 5	ALTSYNC: C	CPx Clock Sele	ect bits							
					ation output sig Base Reset/ro					
bit 4-0	SYNC<4:0>:	CCPx Synchro	nization Sourc	e Select bits						
	See Table 13-	6 for the definit	ion of inputs.							
Note 1: Th	is control bit ha	is no function ir	Input Capture	e modes.						
		is no function w								
	itput postscale s odes.	settings from 1:	5 to 1:16 (0100)-1111) will res	ult in a FIFO but	ffer overflow for	Input Capture			

REGISTER 13-2: CCPxCON1H: CCPx CONTROL 1 HIGH REGISTERS

4: Clock source options are limited when Trigger operation is enabled; refer to Table 13-1.

SYNC<4:0>	Synchronization Source
00000	None; Timer with Rollover on CCPxPR Match or FFFFh
00001	MCCP1 or SCCP1 Sync Output
00010	MCCP2 or SCCP2 Sync Output
00011	MCCP3 or SCCP3 Sync Output
00100	MCCP4 or SCCP4 Sync Output
00101	MCCP5 or SCCP5 Sync Output
00110 to 01010	Unused
01011	Timer1 Sync Output ⁽¹⁾
01100 to 10000	Unused
10001	CLC1 Output ⁽¹⁾
10010	CLC2 Output ⁽¹⁾
10011 to 11010	Unused
11011	A/D ⁽¹⁾
11110	Unused
11111	None; Timer with Auto-Rollover (FFFFh \rightarrow 0000h)

TABLE 13-6: SYNCHRONIZATION SOURCES

Note 1: These sources are only available when the source module is being used in a Synchronous mode.

R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0			
PWMRSEN	ASDGM		SSDG	—		—				
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ASDG7	ASDG6	ASDG5	ASDG4	ASDG3	ASDG2	ASDG1	ASDG0			
bit 7							bit C			
Legend: R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'				
-n = Value at l		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15	PWMRSEN: CCPx PWM Restart Enable bit									
	1 = ASEVT bit clears automatically at the beginning of the next PWM period, after the shutdown input									
	has ended									
bit 14	0 = ASEVT bit must be cleared in software to resume PWM activity on output pins ASDGM: CCPx Auto-Shutdown Gate Mode Enable bit									
DIL 14				r rollover for shu	Itdown to occu	ır				
		n event occurs								
bit 13	Unimplemen	ted: Read as ')'							
bit 12	SSDG: CCPx	Software Shut	down/Gate Co	ontrol bit						
	1 = Manually force auto-shutdown, timer clock gate or input capture signal gate event (setting of									
		bit still applies)								
bit 11-8	0 = Normal m	nodule operatio	'n							
bit 11-8 bit 7-0	0 = Normal m Unimplemen	nodule operation ted: Read as '	n D'	n Source Enable	e bits					
bit 11-8 bit 7-0	0 = Normal m Unimplemen ASDG<7:0>:	nodule operation ted: Read as ' CCPx Auto-Sh	n)' utdown/Gating	g Source Enable e 13-7 for auto-		ng sources)				

REGISTER 13-3: CCPxCON2L: CCPx CONTROL 2 LOW REGISTERS

TABLE 13-7: AUTO-SHUTDOWN AND GATING SOURCES

ASDG<7:0> Bits	Auto-Shutdown/Gating Source
0	Comparator 1 Output
1	Comparator 2 Output
2	Comparator 3 Output
3	SCCP4 Output Compare
4	SCCP5 Output Compare
5	CLC1 Output
6	OCFA Fault Input
7	OCFB Fault Input

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
OENSYNC		OCFEN ⁽¹⁾	OCEEN ⁽¹⁾	OCDEN ⁽¹⁾	OCCEN ⁽¹⁾	OCBEN ⁽¹⁾	OCAEN			
bit 15							bit			
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ICGSM1	ICGSM0	_	AUXOUT1	AUXOUT0	ICS2	ICS1	ICS0			
bit 7							bit			
Legend:										
R = Readable	> hit	W = Writable	bit	U = Unimplem	ented hit read	las 'O'				
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own			
		1 - Dit 13 36t					OWIT			
bit 15	OENSYNC: (Output Enable S	Synchronizatior	n bit						
		by output enable by output enable		n the next Time	Base Reset of	rollover				
bit 14	-	ted: Read as '								
bit 13-8	OC <f:a>EN: Output Enable/Steering Control bits⁽¹⁾</f:a>									
	1 = OCx pin is controlled by the CCPx module and produces an output compare or PWM signal									
	 0 = OCx pin is not controlled by the CCPx module; the pin is available to the port logic or anothe peripheral multiplexed on the pin 									
bit 7-6	ICGSM<1:0>: Input Capture Gating Source Mode Control bits									
	11 = Reserve		C C							
	10 = One-Shot mode: Falling edge from gating source disables future capture events (ICDIS = 1									
	01 = One-Shot mode: Rising edge from gating source enables future capture events (ICDIS									
	00 = Level-Sensitive mode: A high level from gating source will enable future capture level will disable future capture events									
bit 5		ted: Read as '								
bit 4-3	-			Event Selectio	n bits					
		-	-							
	 11 = Input capture or output compare event; no signal in Timer mode 10 = Signal output is defined by module operating mode (see Table 13-5) 									
	01 = Time base rollover event (all modes)									
	00 = Disable		-							
bit 2-0	-	put Capture So	urce Select bits	6						
	111 = Unuse 110 = CLC2	-								
	110 = CLC2 101 = CLC1									
	101 = Unused									
	011 = Comparator 3 output									
	010 = Compa	arator 2 output								
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0									
		arator 1 output Capture x (ICx)								

REGISTER 13-4: CCPxCON2H: CCPx CONTROL 2 HIGH REGISTERS

Note 1: OCFEN through OCBEN (bits<13:9>) are implemented in MCCPx modules only.

REGISTER 13-5: CCPxCON3L: CCPx CONTROL 3 LOW REGISTERS ⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	—	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	DT5	DT4	DT3	DT2	DT1	DT0	
bit 7				·			bit 0	
Legend:								
R = Readabl	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				
bit 15-6	Unimplemen	ted: Read as 'd)'					
bit 5-0	DT<5:0>: CC	Px Dead-Time	Select bits					
	111111 = Ins	ert 63 dead-tim	ne delay period	ds between com	plementary ou	tput signals		

111110 = Insert 62 dead-time delay periods between complementary output signals

000010 = Insert 2 dead-time delay periods between complementary output signals

000001 = Insert 1 dead-time delay period between complementary output signals

000000 = Dead-time logic is disabled

Note 1: This register is implemented in MCCPx modules only.

REGISTER 13-6: CCPxCON3H: CCPx CONTROL 3 HIGH REGISTERS

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
OETRIG	OSCNT2	OSCNT1	OSCNT0		OUTM2 ⁽¹⁾	OUTM1 ⁽¹⁾	OUTM0 ⁽¹⁾
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		POLACE	POLBDF ⁽¹⁾	PSSACE1	PSSACE0	PSSBDF1 ⁽¹⁾	PSSBDF0 ⁽¹⁾
bit 7							bit C
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	lown
bit 15	OETRIG: CC	Px Dead-Time	Select bit				
				dule does not	drive enabled of	output pins until	triggered
		utput pin opera					
bit 14-12	OSCNT<2:0>	: One-Shot Ev	ent Count bits				
	111 = Exten	d one-shot eve	nt by 7 time ba	se periods (8 t	ime base perio	ds total)	
			nt by 6 time ba				
			nt by 5 time ba				
			nt by 4 time bas nt by 3 time bas				
			nt by 2 time bas				
			nt by 1 time ba				
	000 = Do no	t extend one-sl	not Trigger ever	nt			
bit 11	Unimplemen	ted: Read as '	0'				
bit 10-8	OUTM<2:0>:	PWMx Output	Mode Control	bits ⁽¹⁾			
	111 = Reserv	red					
	110 = Output						
		DC Output mod DC Output mod					
	011 = Reserv	•	le, levelse				
		idge Output m	ode				
		Pull Output moo					
	000 = Steera	ble Single Outp	out mode				
bit 7-6	Unimplemen	ted: Read as '	0'				
bit 5		-	s, OCxA, OCxO	C and OCxE, P	olarity Control	bit	
		n polarity is ac n polarity is ac					
bit 4			s, OCxB, OCxE) and OCxF_P	olarity Control I	_{Dit} (1)	
		n polarity is ac					
		n polarity is ac					
bit 3-2	PSSACE<1:0	>: PWMx Outp	out Pins, OCxA	, OCxC and O	CxE, Shutdowr	State Control I	oits
	11 = Pins are	driven active v	vhen a shutdov	vn event occur	S		
			when a shutdo		urs		
			n a shutdown e				(1)
bit 1-0						n State Control I	bits ⁽¹⁾
			when a shutdow				
			e when a shutdo				
	ux – Pins are	in a nign-impe	dance state wh		revent occurs		

Note 1: These bits are implemented in MCCPx modules only.

REGISTER 13-7: CCPxSTATL: CCPx STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—	_	—	_	—	
bit 15							bit 8
			5/0.0	5/2.2	5/0.0	5/2.2	5/2.2
R-0	W1-0	W1-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
CCPTRIG	TRSET	TRCLR	ASEVT	SCEVT	ICDIS	ICOV	ICBNE
bit 7							bit 0
Legend:		C = Clearable	bit				
R = Readabl	e bit	W1 = Write '1'	only	U = Unimplem	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-8	Unimplemen	ted: Read as '0	,				
bit 7	CCPTRIG: C	CPx Trigger Sta	tus bit				
		s been triggered s not been trigg					
h :# 0				eiu in Resel			
bit 6		x Trigger Set Re		when TRIGEN	= 1 (location a)	wave reade as	: '∩')
bit 5		Px Trigger Clear				ways icaus as	, , ,
bit o		is location to ca	•	Trigger when T	RIGEN = 1 (lo	cation alwavs r	eads as '0').
bit 4		x Auto-Shutdow			- (-	,	,
	1 = A shutdo	wn event is in p	rogress; CCP	x outputs are in	the shutdown	state	
	0 = CCPx ou	itputs operate n	ormally				
bit 3	•	le Edge Compa					
		edge compare e edge compare e					
bit 2	•	Capture x Disat		occurred			
Dit Z	•	Input Capture :		es not generate	a capture ever	nt	
		Input Capture					
bit 1	ICOV: Input (Capture x Buffer	Overflow Stat	tus bit			
		t Capture x FIF					
		t Capture x FIF		ot overflowed			
bit 0	•	Capture x Buffe		- - -			
		apture x buffer h apture x buffer i		adie			
			c sinply				

14.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on MSSP, refer to the *"PIC24F Family Reference Manual"*.

The Master Synchronous Serial Port (MSSP) module is an 8-bit serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, Shift registers, display drivers, A/D Converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C[™])
 - Full Master mode
- Slave mode (with general address call)

The SPI interface supports these modes in hardware:

- Master mode
- Slave mode
- · Daisy-Chaining Operation in Slave mode
- Synchronized Slave Operation

The I²C interface supports the following modes in hardware:


- Master mode
- · Multi-Master mode
- Slave mode with 10-Bit and 7-Bit Addressing and Address Masking
- Byte NACKing
- Selectable Address and Data Hold, and Interrupt Masking

14.1 I/O Pin Configuration for SPI


In SPI Master mode, the MSSP module will assert control over any pins associated with the SDOx and SCKx outputs. This does not automatically disable other digital functions associated with the pin and may result in the module driving the digital I/O port inputs. To prevent this, the MSSP module outputs must be disconnected from their output pins while the module is in SPI Master mode. While disabling the module temporarily may be an option, it may not be a practical solution in all applications.

The SDOx and SCKx outputs for the module can be selectively disabled by using the SDOxDIS and SCKxDIS bits in the PADCFG1 register (Register 14-10). Setting the bit disconnects the corresponding output for a particular module from its assigned pin.















FIGURE 14-4: MSSPx BLOCK DIAGRAM (I²C[™] MASTER MODE)



U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_		—	_	_	_
bit 15				·		-	bit 8
R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE ⁽¹⁾	D/A	Р	S	R/W	UA	BF
bit 7							bit (
Legend:	1. 1.4						
R = Readab		W = Writable		U = Unimplem			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15-8	Unimplemen	ted: Read as '	٥'				
bit 7	SMP: Sample		0				
	SPI Master m						
		a is sampled at	the end of dat	ta output time			
	0 = Input data	a is sampled at	the middle of	data output time			
	SPI Slave mo		0.01.1				
		cleared when		Slave mode.			
bit 6		ock Select bit ⁽¹⁾					
				ive to Idle clock s to active clock s			
bit 5	D/A: Data/Ad	dress bit					
	Used in I ² C™	' mode only.					
bit 4	P: Stop bit						
	Used in I ² C m	node only. This	bit is cleared	when the MSSP	x module is d	isabled; SSPEN	bit is cleared
bit 3	S: Start bit						
	Used in I ² C m	node only.					
bit 2	R/W : Read/W	/rite Informatio	n bit				
	Used in I ² C m	node only.					
bit 1	UA: Update A	Address bit					
	Used in I ² C m	node only.					
bit 0	BF: Buffer Fu	II Status bit					
		s complete, SS					
	0 = Receive is	s not complete	, SSPxBUF is	empty			

REGISTER 14-1: SSPxSTAT: MSSPx STATUS REGISTER (SPI MODE)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_			_	—	_	
bit 15							bit
R/W-0		R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	P ⁽¹⁾	S ⁽¹⁾	R/W	UA	BF
bit 7							bit
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value	e at POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15-8	Unimplemer	nted: Read as	ʻ0'				
bit 7	SMP: Slew R	Rate Control bit					
	In Master or S						
				ard Speed mode Speed mode (40		I 1 MHz)	
bit 6	CKE: SMBus		bicd for high-c		(0 KHZ)		
bit O	In Master or						
		SMBus-specific	c inputs				
	0 = Disables	SMBus-specifi	ic inputs				
bit 5	D/A: Data/Ad	ldress bit					
	<u>In Master mo</u> Reserved.	<u>de:</u>					
	In Slave mod						
				transmitted wa transmitted wa			
bit 4	P: Stop bit ⁽¹⁾		yte received of	transmitted wa	5 8001655		
511 4		that a Stop bit	has been dete	ected last			
		vas not detecte					
bit 3	S: Start bit ⁽¹⁾						
		that a Start bit vas not detecte		ected last			
bit 2	R/W: Read/	Vrite Informatio	n bit				
	In Slave mod	<u>e:</u> (2)					
	1 = Read						
	0 = Write In Master mo	da.(<mark>3</mark>)					
		is in progress					
		is not in progre	ess				
bit 1	UA: Update	Address bit (10	Bit Slave mod	le only)			
		that the user r does not need		e the address ir	the SSPxADE) register	
Note 1:	This bit is cleared	d on Reset and	when SSPEN	is cleared.			
2:	This bit holds the address match to				ss match. This	bit is only valid	from the
3:	ORing this bit wit	h SEN, RSEN,	PEN, RCEN	or ACKEN will in	ndicate if the M	SSPx is in Activ	ve mode

REGISTER 14-2: SSPxSTAT: MSSPx STATUS REGISTER (I²C[™] MODE)

REGISTER 14-2: SSPxSTAT: MSSPx STATUS REGISTER (I²C[™] MODE) (CONTINUED)

- BF: Buffer Full Status bit
- In Transmit mode:

bit 0

- 1 = Transmit is in progress, SSPxBUF is full
- 0 = Transmit is complete, SSPxBUF is empty
- In Receive mode:
- 1 = SSPxBUF is full (does not include the \overline{ACK} and Stop bits)
- 0 = SSPxBUF is empty (does not include the \overline{ACK} and Stop bits)
- **Note 1:** This bit is cleared on Reset and when SSPEN is cleared.
 - 2: This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next Start bit, Stop bit or not ACK bit.
 - 3: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSPx is in Active mode.

REGISTER 14-3: SSPxCON1: MSSPx CONTROL REGISTER 1 (SPI MODE)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
-	—	—	—	—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV ⁽¹⁾	SSPEN ⁽²⁾	CKP	SSPM3 ⁽³⁾	SSPM2 ⁽³⁾	SSPM1 ⁽³⁾	SSPM0 ⁽³⁾
bit 7		•	•		•	•	bit 0

Legend:				
R = Read	lable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15-8	Unimple	mented: Read as '0'		
bit 7	WCOL: V	Vrite Collision Detect bit		
	softw	are)	hile it is still transmitting the	previous word (must be cleared in
	0 = No co			
bit 6		Master Synchronous Serial Po	ort Receive Overflow Indicate	or bit ⁽¹⁾
	flow,	w byte is received while the SS the data in SSPxSR is lost. O xBUF, even if only transmitting	verflow can only occur in Sla	g the previous data. In case of over- ave mode. The user must read the w (must be cleared in software).
bit 5	SSPEN:	Master Synchronous Serial Po	ort Enable bit ⁽²⁾	
		les the serial port and configur les the serial port and configu		· ·
bit 4	CKP: Clo	ck Polarity Select bit		
		tate for clock is a high level tate for clock is a low level		
bit 3-0	SSPM<3	:0>: Master Synchronous Seri	al Port Mode Select bits ⁽³⁾	
	0101 = S 0100 = S 0011 = S 0010 = S 0001 = S	PI Master mode, Clock = FOS PI Slave mode, Clock = SCKx PI Slave mode, Clock = SCKx PI Master mode, Clock = TMF PI Master mode, Clock = FOS PI Master mode, Clock = FOS PI Master mode, Clock = FOS	pin; SSx pin control is disable c pin; SSx pin control is enab c? output/2 c/32 c/8	ed, SSx can be used as an I/O pin led
Note 1:		de, the overflow bit is not set s SSPxBUF register.	since each new reception (a	nd transmission) is initiated by

- 2: When enabled, these pins must be properly configured as inputs or outputs.
- **3:** Bit combinations not specifically listed here are either reserved or implemented in I^2C^{TM} mode only.

SSPxCON1: MSSPx CONTROL REGISTER 1 (I²C[™] MODE) REGISTER 14-4: U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 SSPM0(2) SSPOV SSPEN⁽¹⁾ CKP SSPM3⁽²⁾ SSPM2⁽²⁾ SSPM1⁽²⁾ WCOL bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as '0' bit 7 WCOL: Write Collision Detect bit In Master Transmit mode: 1 = A write to the SSPxBUF register was attempted while the I²C conditions were not valid for a transmission to be started (must be cleared in software) 0 = No collisionIn Slave Transmit mode: 1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software) 0 = No collision In Receive mode (Master or Slave modes): This is a "don't care" bit. bit 6 SSPOV: Master Synchronous Serial Port Receive Overflow Indicator bit In Receive mode: 1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared in software) 0 = No overflow In Transmit mode: This is a "don't care" bit in Transmit mode. SSPEN: Master Synchronous Serial Port Enable bit⁽¹⁾ bit 5 1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins 0 = Disables the serial port and configures these pins as I/O port pins bit 4 CKP: SCLx Release Control bit In Slave mode: 1 = Releases clock 0 = Holds clock low (clock stretch), used to ensure data setup time In Master mode: Unused in this mode. SSPM<3:0>: Master Synchronous Serial Port Mode Select bits⁽²⁾ bit 3-0 1111 = I^2C Slave mode, 10-bit address with Start and Stop bit interrupts enabled 1110 = I^2C Slave mode, 7-bit address with Start and Stop bit interrupts enabled $1011 = I^2C$ Firmware Controlled Master mode (Slave Idle) 1000 = I^2C Master mode, Clock = Fosc/(2 * ([SSPxADD] + 1))⁽³⁾ 0111 = I^2C Slave mode, 10-bit address $0110 = I^2C$ Slave mode, 7-bit address Note 1: When enabled, the SDAx and SCLx pins must be configured as inputs.

- **2:** Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.
- 3: SSPxADD values of 0, 1 or 2 are not supported when the Baud Rate Generator is used with I²C mode.

REGISTER 14-5: SSPxCON2: MSSPx CONTROL REGISTER 2 (I²C[™] MODE)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—							—
bit 15			L	•		•	bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GCEN	ACKSTAT	ACKDT ⁽¹⁾	ACKEN ⁽²⁾	RCEN ⁽²⁾	PEN ⁽²⁾	RSEN ⁽²⁾	SEN ⁽²⁾
bit 7				•	•		bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-8	Unimplemen	ted: Read as '	י)				
bit 7		ral Call Enable	•	• /			
		nterrupt when a	U U	ddress (0000h)) is received in	the SSPxSR	
		all address is o					
bit 6		cknowledge Sta	•		e only)		
		edge was not re edge was receiv		ave			
bit 5		nowledge Data		ceive mode onl	(1)		
	1 = No Ackno	-			57		
	0 = Acknowle						
bit 4	ACKEN: Ack	nowledge Sequ	ence Enable b	it (Master mod	e only) ⁽²⁾		
				SDAx and SO	CLx pins and	transmits ACI	KDT data bit
		cally cleared by					
L H 0		edge sequence		• • • • • • • • • • • • • • • • • • •			
bit 3		ive Enable bit (Receive mode f	_	e mode only)			
	0 = Receive i		OFTC				
bit 2		ondition Enable	bit (Master mo	ode only) ⁽²⁾			
	•			• ·	natically cleare	ed by hardware	
	0 = Stop cond			•	-	-	
bit 1	RSEN: Repea	ated Start Cond	lition Enable bi	t (Master mode	e only) ⁽²⁾		
				DAx and SCLx	pins; automat	ically cleared by	/ hardware
	-	d Start condition					
bit 0		ondition Enable	bit ⁽²⁾				
	Master Mode	_					
	1 = 1000 areas a $0 = 3000$ start cond		n SDAx and S	CLX pins; autor	natically clean	ed by hardware	
	Slave Mode:						
	1 = Clock stre	-		ve transmit and	l slave receive	(stretch is enal	oled)
	0 = Clock Stre	etching is disab	ieu				
	he value that wi eceive.	Il be transmitte	d when the use	r initiates an A	cknowledge se	equence at the e	end of a
	the I ² C module	is active, these	bits may not b	e set (no spoo	ling) and the S	SPxBUF mav r	ot be written
	ano i o incuaio				3/	· ····································	

(or writes to the SSPxBUF are disabled).

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	
bit 15							bit
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ACKTIM	PCIE	SCIE	BOEN ⁽¹⁾	SDAHT	SBCDE	AHEN	DHEN
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is clea	ared	x = Bit is unkn	own
bit 7 bit 6 bit 5 bit 4	Unused in SP PCIE: Stop C Unused in SP SCIE: Start C Unused in SP BOEN: Buffer In SPI Slave r 1 = SSPxBU	PI mode. ondition Interru PI mode. ondition Interru PI mode. r Overwrite En <u>mode:</u> F updates eve	e Status bit (I ² C upt Enable bit (I upt Enable bit (I able bit ⁽¹⁾ ry time that a ne d with the BF b	² C mode only) ² C mode only) ew data byte is	shifted in, igno		SSPOV bit
bit 3 bit 2	SDAHT: SDA Unused in SP	x Hold Time S I mode.	r is set and the election bit (I ² C ollision Detect I	mode only)		ıly)	
bit 1 bit 0	Unused in SP	ess Hold Enabl Pl mode.	e bit (I ² C Slave t (Slave mode o	• •			
	Unused in SP or Daisy-Chaine	Pl mode.					

REGISTER 14-6: SSPxCON3: MSSPx CONTROL REGISTER 3 (SPI MODE)

Note 1: For Daisy-Chained SPI Operation: Allows the user to ignore all but the last received byte. SSPOV is still set when a new byte is received and BF = 1, but hardware continues to write the most recent byte to SSPxBUF.

REGISTER 14-7: SSPxCON3: MSSPx CONTROL REGISTER 3 (I²C[™] MODE)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—		_	_	—
bit 15							bit
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ACKTIM ⁽¹⁾	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
bit 7							bit
Legend: R = Readabl	o hit	W = Writable I			contod bit rook	1 00 '0'	
-n = Value at		'1' = Bit is set	JIL	'0' = Bit is clea	nented bit, read	x = Bit is unk	nown
					areu		
bit 15-8	Unimplemen	ted: Read as '0)'				
bit 7	-	knowledge Time					
		the I ² C bus is ir					the SCLx cloc
		cknowledge seq		d on the 9 th risi	ng edge of the	SCLx clock	
bit 6		ondition Interru					
		nterrupt on detention interrupts					
bit 5	•	condition Interru					
bit 0		nterrupt on dete		t or Restart cor	ndition		
		ection interrupts					
bit 4	BOEN: Buffe	r Overwrite Ena	ble bit				
	I ² C Master m						
	This bit is ign I ² C Slave mo						
		F is updated an	d an ACK is ge	enerated for a re	eceived addres	s/data byte, igi	noring the stat
	of the SS	SPOV bit only if	the BF bit = 0			, , ,	0
		F is only update		V is clear			
bit 3		x Hold Time Se		often the felling			
		of 300 ns hold of 100 ns hold					
bit 2		/e Mode Bus Co		U U	•		
	1 = Enables	slave bus collisi	on interrupts	·	• •		
	0 = Slave bus	s collision interro	upts are disabl	ed			
bit 1		ess Hold Enable	-	• •			
		g the 8th falling N1 register will				ddress byte;	CKP bit of the
		holding is disab					
bit 0		Hold Enable bit		only)			
		g the 8th falling	-		data byte; slave	hardware clea	ars the CKP b
		SPxCON1 regist	er and SCLx is	s held low			
		ding is disabled					
		fect in Slave mo	odes for which	Start and Stop	condition dete	ction is explicit	ly listed as
er	nabled.						

2: The ACKTIM status bit is active only when the AHEN bit or DHEN bit is set.

'1' = Bit is set

REGISTER 14-8: SSPxADD: MSSPx SLAVE ADDRESS/BAUD RATE GENERATOR REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—		—	_	—	_	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				

'0' = Bit is cleared

x = Bit is unknown

bit 15-8 **Unimplemented:** Read as '0'

-n = Value at POR

 bit 7-0
 ADD<7:0>: Slave Address/Baud Rate Generator Value bits

 SPI Master and I²C™ Master modes:
 Reload value for the Baud Rate Generator. Clock period is (([SPxADD] + 1) * 2)/Fosc.

 I²C Slave modes:
 Represents 7 or 8 bits of the slave address, depending on the addressing mode used:

 7-Bit mode:
 Address is ADD<7:1>; ADD<0> is ignored.

 10-Bit LSb mode:
 ADD<7:0> are the Least Significant bits of the address.

 10-Bit MSb mode:
 ADD<2:1> are the two Most Significant bits of the address; ADD<7:3> are always '11110' as a specification requirement; ADD<0> is ignored.

REGISTER 14-9: SSPxMSK: I²C[™] SLAVE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		—	—	—	—		—
bit 15							bit 8

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|---------------------|
| MSK7 | MSK6 | MSK5 | MSK4 | MSK3 | MSK2 | MSK1 | MSK0 ⁽¹⁾ |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7-0	MSK<7:0>: Slave Address Mask Select bits ⁽¹⁾
	1 = Masking of corresponding bit of SSPxADD is enabled
	0 = Masking of corresponding bit of SSPxADD is disabled

Note 1: MSK0 is not used as a mask bit in 7-bit addressing.

REGISTER 14-10: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	—	—	SDO2DIS ⁽¹⁾	SCK2DIS ⁽¹⁾	SDO1DIS	SCK1DIS	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	_		—	_	—	_	—	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable b	pit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		
bit 15-12	Unimplemen	ted: Read as '0	,					
bit 11	SDO2DIS: MSSP2 SDO2 Pin Disable bit ⁽¹⁾							
		1 = The SPI output data (SDO2) of MSSP2 to the pin is disabled						
		0 = The SPI output data (SDO2) of MSSP2 is output to the pin						
bit 10	SCK2DIS: MSSP2 SCK2 Pin Disable bit ⁽¹⁾ 1 = The SPI clock (SCK2) of MSSP2 to the pin is disabled							
		clock (SCK2) of clock (SCK2) of			נ			
bit 9		SSP1 SDO1 Pir						
	1 = The SPI output data (SDO1) of MSSP1 to the pin is disabled							
		output data (SD	,					
bit 8	SCK1DIS: MSSP1 SCK1 Pin Disable bit							
		clock (SCK1) of			b			
		clock (SCK1) of		tput to the pin				
bit 7-0	Unimplemen	ted: Read as '0	,					

Note 1: These bits are implemented only on PIC24FXXKM20X devices.

NOTES:

15.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note:	This data sheet summarizes the features of
	this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information on the Univer-
	sal Asynchronous Receiver Transmitter,
	refer to the "PIC24F Family Reference
	Manual", " UART " (DS39708).

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in this PIC24F device family. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. This module also supports a hardware flow control option with the UxCTS and UxRTS pins, and also includes an IrDA[®] encoder and decoder.

The primary features of the UART module are:


- Full-Duplex, 8-Bit or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- · One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS Pins
- Fully Integrated Baud Rate Generator (IBRG) with 16-Bit Prescaler

- Baud Rates Ranging from 1 Mbps to 15 bps at 16 MIPS
- 4-Deep, First-In-First-Out (FIFO) Transmit Data Buffer
- · 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-Bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- · Loopback mode for Diagnostic Support
- · Support for Sync and Break Characters
- · Supports Automatic Baud Rate Detection
- IrDA[®] Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UARTx module is shown in Figure 15-1. The UARTx module consists of these important hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- · Asynchronous Receiver
- Note: Throughout this section, references to register and bit names that may be associated with a specific USART module are referred to generically by the use of 'x' in place of the specific module number. Thus, "UxSTA" might refer to the USART Status register for either USART1 or USART2.

FIGURE 15-1: UARTX MODULE SIMPLIFIED BLOCK DIAGRAM



15.1 UARTx Baud Rate Generator (BRG)

The UARTx module includes a dedicated 16-bit Baud Rate Generator (BRG). The UxBRG register controls the period of a free-running, 16-bit timer. Equation 15-1 provides the formula for computation of the baud rate with BRGH = 0.

EQUATION 15-1: UARTX BAUD RATE WITH BRGH = $0^{(1)}$

Baud Rate = $\frac{FCY}{16 \cdot (UxBRG + 1)}$ $UxBRG = \frac{FCY}{16 \cdot Baud Rate} - 1$ Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

Example 15-1 provides the calculation of the baud rate error for the following conditions:

- Fcy = 4 MHz
- Desired Baud Rate = 9600

The maximum baud rate (BRGH = 0) possible is FCY/16 (for UxBRG = 0) and the minimum baud rate possible is FCY/(16 * 65536).

Equation 15-2 shows the formula for computation of the baud rate with BRGH = 1.

EQUATION 15-2: UARTx BAUD RATE WITH BRGH = $1^{(1)}$

Baud Rate =	$\frac{\text{FCY}}{4 \bullet (\text{UxBRG} + 1)}$
UxBRG =	$\frac{FCY}{4 \bullet Baud Rate} - 1$
	n Fcy = Fosc/2; Doze mode are disabled.

The maximum baud rate (BRGH = 1) possible is FCY/4 (for UxBRG = 0) and the minimum baud rate possible is FCY/(4 * 65536).

Writing a new value to the UxBRG register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

EXAMPLE 15-1: BAUD RATE ERROR CALCULATION (BRGH = 0)⁽¹⁾

Desired Baud Rate	= FCY/(16 (UxBRG + 1))
Solving for UxBRG va	alue:
UxBRG	= ((FCY/Desired Baud Rate)/16) – 1
UxBRG	= ((400000/9600)/16) - 1
UxBRG	= 25
Calculated Baud Rate	= 4000000/(16(25+1))
	= 9615
Error	= (Calculated Baud Rate – Desired Baud Rate)
	Desired Baud Rate
	= (9615 - 9600)/9600
	= 0.16%
Note 1: Based on	Fcy = Fosc/2; Doze mode and PLL are disabled.

15.2 Transmitting in 8-Bit Data Mode

- 1. Set up the UARTx:
 - a) Write the appropriate values for data, parity and Stop bits.
 - b) Write the appropriate baud rate value to the UxBRG register.
 - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UARTx.
- 3. Set the UTXEN bit (causes a transmit interrupt, two cycles after being set).
- 4. Write the data byte to the lower byte of the UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR) and the serial bit stream will start shifting out with the next rising edge of the baud clock.
- Alternately, the data byte may be transferred while UTXEN = 0, and then, the user may set UTXEN. This will cause the serial bit stream to begin immediately, because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bit, UTXISELx.

15.3 Transmitting in 9-Bit Data Mode

- 1. Set up the UARTx (as described in Section 15.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UARTx.
- 3. Set the UTXEN bit (causes a transmit interrupt, two cycles after being set).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. The serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

15.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header, made up of a Break, followed by an Auto-Baud Sync byte.

- 1. Configure the UARTx for the desired mode.
- 2. Set UTXEN and UTXBRK this sets up the Break character.
- 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
- 4. Write '55h' to UxTXREG loads the Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

15.5 Receiving in 8-Bit or 9-Bit Data Mode

- 1. Set up the UARTx (as described in Section 15.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UARTx.
- 3. A receive interrupt will be generated when one or more data characters have been received, as per interrupt control bit, URXISELx.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

15.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear-To-Send (UxCTS) and Request-To-Send (UxRTS) are the two hardware controlled pins that are associated with the UARTx module. These two pins allow the UARTx to operate in Simplex and Flow Control modes. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configure these pins.

15.7 Infrared Support

The UARTx module provides two types of infrared UARTx support: one is the IrDA clock output to support an external IrDA encoder and decoder device (legacy module support), and the other is the full implementation of the IrDA encoder and decoder.

As the IrDA modes require a 16x baud clock, they will only work when the BRGH bit (UxMODE<3>) is '0'.

15.7.1 EXTERNAL IrDA SUPPORT – IrDA CLOCK OUTPUT

To support external IrDA encoder and decoder devices, the UxBCLK pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. When UEN<1:0> = 11, the UxBCLK pin will output the 16x baud clock if the UARTx module is enabled; it can be used to support the IrDA codec chip.

15.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UARTx has full implementation of the IrDA encoder and decoder as part of the UARTx module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0 ⁽²⁾	R/W-0 ⁽²⁾
UARTEN	_	USIDL	IREN ⁽¹⁾	RTSMD	_	UEN1	UEN0
bit 15							bit 8
R/C-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL
bit 7	LI DAOR	ABAUD	UIXIIIV	BRGH	TDSELT	TDSLLU	bit 0
Legend:		C = Clearable			are Clearable bi		
R = Readabl		W = Writable	oit		mented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15	UARTEN: UA	ARTx Enable bit					
		s enabled; all U		controlled by l	JARTx. as defir	ned by UEN<1:	0>
		s disabled; all L					
bit 14	Unimplemen	ted: Read as 'd)'				
bit 13	USIDL: UAR	Tx Stop in Idle N	/lode bit				
		nues module op			ers Idle mode		
	0 = Continues module operation in Idle mode						
bit 12	IREN: IrDA [®] Encoder and Decoder Enable bit ⁽¹⁾						
		oder and decoo					
bit 11	RTSMD: Mod	le Selection for	UxRTS Pin bi	t			
		oin is in Simplex oin is in Flow Co					
bit 10	Unimplemen	ted: Read as 'd)'				
bit 9-8	UEN<1:0>: U	IARTx Enable b	its ⁽²⁾				
	10 = UxTX, U 01 = UxTX, U	JxRX and UxBC JxRX, UxCTS a JxRX and UxRT nd UxRX pins are	nd UxRTS pin S pins are en	is are enabled a abled <u>and us</u> ec	an <u>d used</u> I; <u>UxCTS</u> pin is	controlled by p	ort latches
bit 7	WAKE: Wake	e-up on Start Bit	Detect During	g Sleep Mode E	Enable bit		
	cleared in	will continue to n hardware on t	•		rupt is generate	ed on the fallir	ng edge, bit is
h it C		-up is enabled	Mada Calaat	L:4			
bit 6		ARTx Loopback Loopback mode		DIT			
		k mode is disab					
bit 5	-	o-Baud Enable					
	cleared in	baud rate meas n hardware upo	n completion		er – requires re	ception of a Sy	nc field (55h);
		e measurement		•			
bit 4		RTx Receive Po	plarity Inversio	n bit			
	1 = UxRX IdI 0 = UxRX IdI						
Note 1: T	his feature is is	only available fo	or the 16x BR	G mode (BRGF	I = 0).		
	he hit eveilebilit	-		-	,		

REGISTER 15-1: UXMODE: UARTX MODE REGISTER

REGISTER 15-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

- bit 3 BRGH: High Baud Rate Enable bit
 - 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)
 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
- bit 2-1 **PDSEL<1:0>:** Parity and Data Selection bits
 - 11 = 9-bit data, no parity
 - 10 = 8-bit data, odd parity
 - 01 = 8-bit data, even parity
 - 00 = 8-bit data, no parity
- bit 0 STSEL: Stop Bit Selection bit
 - 1 = Two Stop bits
 - 0 = One Stop bit
- Note 1: This feature is is only available for the 16x BRG mode (BRGH = 0).
 - 2: The bit availability depends on the pin availability.

REGISTER 15-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0, HSC	R-1, HSC
UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-1, HSC	R-0, HSC	R-0, HSC	R/C-0, HS	R-0, HSC
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit 0

Legend:	HC = Hardware Clearable bit		
HS = Hardware Settable bit	C = Clearable bit	HSC = Hardware Settable/Cle	earable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15,13 UTXISEL<1:0>: UARTx Transmission Interrupt Mode Selection bits

- 11 = Reserved; do not use
- 10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR) and as a result, the transmit buffer becomes empty
- 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
- 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)
- bit 14 UTXINV: IrDA[®] Encoder Transmit Polarity Inversion bit

bit 14	UTXINV: IrDA [®] Encoder Transmit Polarity Inversion bit
	<u>If IREN = 0:</u>
	1 = UxTX Idle '0'
	0 = UxTX Idle '1'
	<u>If IREN = 1:</u>
	1 = UxTX Idle '1'
	0 = UxTX Idle '0'
bit 12	Unimplemented: Read as '0'
bit 11	UTXBRK: UARTx Transmit Break bit
	 1 = Sends Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
	0 = Sync Break transmission is disabled or completed
bit 10	UTXEN: UARTx Transmit Enable bit
	 1 = Transmit is enabled; UxTX pin is controlled by UARTx 0 = Transmit is disabled; any pending transmission is aborted and the buffer is reset; UxTX pin is controlled by the PORT register
bit 9	UTXBF: UARTx Transmit Buffer Full Status bit (read-only)
	1 = Transmit buffer is full
	0 = Transmit buffer is not full, at least one more character can be written
bit 8	TRMT: Transmit Shift Register Empty bit (read-only)
	 1 = Transmit Shift Register is empty and the transmit buffer is empty (the last transmission has completed)
	0 = Transmit Shift Register is not empty; a transmission is in progress or queued
bit 7-6	URXISEL<1:0>: UARTx Receive Interrupt Mode Selection bits
	11 = Interrupt is set on an RSR transfer, making the receive buffer full (i.e., has 4 data characters)
	10 = Interrupt is set on an RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters)
	0x = Interrupt is set when any character is received and transferred from the RSR to the receive buffer; receive buffer has one or more characters

REGISTER 15-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect 0 = Address Detect mode is disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	 1 = Framing error has been detected for the current character (character at the top of the receive FIFO) 0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
	1 = Receive buffer has overflowed
	0 = Receive buffer has not overflowed (clearing a previously set OERR bit ($1 \rightarrow 0$ transition) will reset the receiver buffer and the RSR to the empty state)
bit 0	URXDA: UARTx Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data; at least one more characters can be read 0 = Receive buffer is empty

© 2013 Microchip Technology Inc.

REGISTER 15-3: UXTXREG: UARTX TRANSMIT REGISTER

U-x	U-x	U-x	U-x	U-x	U-x	U-x	W-x
—	—	—	—	—	_	—	UTX8
bit 15							bit 8

W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x
UTX7	UTX6	UTX5	UTX4	UTX3	UTX2	UTX1	UTX0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9 Unimplemented: Read as '0'

bit 8 **UTX8:** Data of the Transmitted Character bit (in 9-bit mode)

bit 7-0 UTX<7:0>: Data of the Transmitted Character bits

REGISTER 15-4: UxRXREG: UARTx RECEIVE REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0, HSC
—	—	—	—	—	—	_	URX8
bit 15							bit 8

| R-0, HSC |
|----------|----------|----------|----------|----------|----------|----------|----------|
| URX7 | URX6 | URX5 | URX4 | URX3 | URX2 | URX1 | URX0 |
| bit 7 | | | | | | | bit 0 |

Legend:	HSC = Hardware Settable/Clearable bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-9 Unimplemented: Read as '0'

bit 8 URX8: Data of the Received Character bit (in 9-bit mode)

bit 7-0 URX<7:0>: Data of the Received Character bits

16.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Real-Time Clock and Calendar, refer to the "PIC24F Family Reference Manual", "Real-Time Clock and Calendar (RTCC)" (DS39696).

The RTCC provides the user with a Real-Time Clock and Calendar (RTCC) function that can be calibrated.

Key features of the RTCC module are:

- · Operates in Sleep and Retention Sleep modes
- · Selectable clock source
- Provides hours, minutes and seconds using 24-hour format
- · Visibility of one half second period
- Provides calendar weekday, date, month and year
- Alarm-configurable for half a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month or one year
- · Alarm repeat with decrementing counter
- · Alarm with indefinite repeat chime
- Year 2000 to 2099 leap year correction

- · BCD format for smaller software overhead
- Optimized for long term battery operation
- User calibration of the 32.768 kHz clock crystal/32K INTRC frequency with periodic auto-adjust
- · Optimized for long term battery operation
- · Fractional second synchronization
- Calibration to within ±2.64 seconds error per month
- · Calibrates up to 260 ppm of crystal error
- Ability to periodically wake-up external devices without CPU intervention (external power control)
- · Power control output for external circuit control
- · Calibration takes effect every 15 seconds
- · Runs from any one of the following:
 - External Real-Time Clock of 32.768 kHz
 - Internal 31.25 kHz LPRC Clock
 - 50 Hz or 60 Hz External Input

16.1 RTCC Source Clock

The user can select between the SOSC crystal oscillator, LPRC internal oscillator or an external 50 Hz/60 Hz power line input as the clock reference for the RTCC module. This gives the user an option to trade off system cost, accuracy and power consumption, based on the overall system needs.




FIGURE 16-1: RTCC BLOCK DIAGRAM

16.2 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- · Alarm Value Registers

16.2.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTRx bits (RCFGCAL<9:8>) to select the desired Timer register pair (see Table 16-1).

By writing the RTCVALH byte, the RTCC Pointer value, the RTCPTR<1:0> bits decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 16-1: RTCVAL REGISTER MAPPING

RTCPTR<1:0>	RTCC Value Re	egister Window		
	RTCVAL<15:8>	RTCVAL<7:0>		
00	MINUTES	SECONDS		
01	WEEKDAY	HOURS		
10	MONTH	DAY		
11	_	YEAR		

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTRx bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 16-2).

By writing the ALRMVALH byte, the ALRMPTR<1:0> bits (Alarm Pointer value) decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL, until the pointer value is manually changed.

TABLE 16-2: ALRMVAL REGISTER MAPPING

ALRMPTR	Alarm Value Register Window				
<1:0>	ALRMVALH<15:8>	ALRMVALL<7:0>			
00	ALRMMIN	ALRMSEC			
01	ALRMWD	ALRMHR			
10	ALRMMNTH	ALRMDAY			
11	PWCSTAB	PWCSAMP			

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes, the ALRMPTR<1:0> value will be decremented. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note: This only applies to read operations and not write operations.

16.2.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (see Example 16-1 and Example 16-2).

Note:	To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be
	set, there is only one instruction cycle time
	window allowed between the 55h/AA
	sequence and the setting of RTCWREN.
	Therefore, it is recommended that code
	follow the procedure in Example 16-2.

16.2.3 SELECTING RTCC CLOCK SOURCE

There are four reference source clock options that can be selected for the RTCC using the RTCCLK<1:0> bits (RTCPWC<11:10>): 00 = Secondary Oscillator, 01 = LPRC, 10 = 50 Hz External Clock and 11 = 60 Hz External Clock.

	EXAMPLE 16-1:	SETTING THE RTCWREN BIT IN ASSEMBLY
--	---------------	-------------------------------------

push	w7	; Store W7 and W8 values on the stack.
push	w8	
disi	#5	; Disable interrupts until sequence is complete.
mov	#0x55, w7	; Write 0x55 unlock value to NVMKEY.
mov	w7, NVMKEY	
mov	#0xAA, w8	; Write 0xAA unlock value to NVMKEY.
mov	w8, NVMKEY	
bset	RCFGCAL, #13	; Set the RTCWREN bit.
pop	w8	; Restore the original W register values from the stack.
pop	w7	

EXAMPLE 16-2: SETTING THE RTCWREN BIT IN 'C'

//This builtin function executes implements the unlock sequence and sets
//the RTCWREN bit.
__builtin_write_RTCWEN();

16.2.4 RTCC CONTROL REGISTERS

REGISTER 16-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

R/W-0	U-0	R/W-0	R-0, HSC	R-0, HSC	R/W-0	R/W-0	R/W-0
RTCEN ⁽²⁾		RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPTR1	RTCPTR0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0
bit 7							bit (
Legend:		HSC = Hardw	are Settable/C	learable bit			
R = Readable	e bit	W = Writable I	oit	U = Unimplem	ented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	iown
bit 15	RTCEN: RT	CC Enable bit ⁽²⁾					
		nodule is enable					
		nodule is disable	-				
bit 14	•	nted: Read as '0					
bit 13		RTCC Value Re	-				
	1 = RTCVALH and RTCVALL registers can be written to by the user						
	0 = RTCVALH and RTCVALL registers are locked out from being written to by the user RTCSYNC: RTCC Value Registers Read Synchronization bit						
hit 12			-		-	n to by the user	
bit 12	RTCSYNC:	RTCC Value Reg	gisters Read S	synchronization l	bit	-	rollover ripple
bit 12	RTCSYNC: 1 = RTCVAL		gisters Read S nd ALCFGRPT	ynchronization l registers can cl	bit hange while r	eading due to a	
bit 12	RTCSYNC: 1 = RTCVAL resulting can be a	RTCC Value Reg _H, RTCVALL ar g in an invalid da assumed to be va	gisters Read S ad ALCFGRPT ta read. If the alid.	ynchronization l registers can cl register is read t	bit hange while r wice and resi	eading due to a ults in the same	data, the data
	RTCSYNC: 1 = RTCVAL resulting can be a 0 = RTCVAL	RTCC Value Reg _H, RTCVALL ar g in an invalid da assumed to be va _H, RTCVALL or	gisters Read S Id ALCFGRPT ta read. If the alid. ALCFGRPT r	ynchronization l registers can cl register is read t	bit hange while r wice and resi	eading due to a ults in the same	data, the data
bit 12 bit 11	RTCSYNC: 1 = RTCVAL resulting can be a 0 = RTCVAL HALFSEC: 1	RTCC Value Reg _H, RTCVALL ar g in an invalid da assumed to be va _H, RTCVALL or Half Second Stat	gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit ⁽³⁾	ynchronization l registers can cl register is read t	bit hange while r wice and resi	eading due to a ults in the same	data, the data
	RTCSYNC: 1 = RTCVAL resulting can be a 0 = RTCVAL HALFSEC: H 1 = Second	RTCC Value Reg LH, RTCVALL ar g in an invalid da assumed to be va LH, RTCVALL or Half Second Stat half period of a s	gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit ⁽³⁾ second	ynchronization l registers can cl register is read t	bit hange while r wice and resi	eading due to a ults in the same	data, the data
bit 11	RTCSYNC: 1 = RTCVAL resulting can be a 0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal	RTCC Value Reg LH, RTCVALL ar g in an invalid da assumed to be va LH, RTCVALL or Half Second Stat half period of a sec	gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit ⁽³⁾ second ond	ynchronization l registers can cl register is read t	bit hange while r wice and resi	eading due to a ults in the same	data, the data
	RTCSYNC: 1 = RTCVAL resulting can be a 0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal RTCOE: RTC	RTCC Value Reg _H, RTCVALL ar g in an invalid da assumed to be va _H, RTCVALL or Half Second Stat half period of a sec CC Output Enab	gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit ⁽³⁾ second ond	ynchronization l registers can cl register is read t	bit hange while r wice and resi	eading due to a ults in the same	data, the data
bit 11	RTCSYNC: 1 = RTCVAL resulting can be a 0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o	RTCC Value Reg LH, RTCVALL ar g in an invalid da assumed to be va LH, RTCVALL or Half Second Stat half period of a sec	gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit ⁽³⁾ second ond le bit	ynchronization l registers can cl register is read t	bit hange while r wice and resi	eading due to a ults in the same	data, the data
bit 11	RTCSYNC: 1 = RTCVAL resulting can be a 0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o	RTCC Value Reg LH, RTCVALL ar in an invalid da assumed to be va LH, RTCVALL or Half Second Stat half period of a sec CC Output Enab output is enabled	gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit ⁽³⁾ second ond le bit	registers can cl register is read t egister s can be	bit hange while r wice and rest read without	eading due to a ults in the same	data, the data
bit 11 bit 10	RTCSYNC: 1 = RTCVAL resulting can be a 0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the	RTCC Value Reg LH, RTCVALL ar g in an invalid da assumed to be va- LH, RTCVALL or Half Second Stat half period of a sec CC Output Enab- output is enabled utput is disabled 0>: RTCC Value corresponding R	gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit ⁽³⁾ second ond le bit Register Wind TCC Value reg	eynchronization I registers can cl register is read t egisters can be dow Pointer bits gisters when read	bit hange while r wice and rest read without ding the RTC	eading due to a ults in the same concern over a VALH and RTC\	data, the data rollover ripple /ALL registers
bit 11 bit 10	RTCSYNC: 1 = RTCVAL resulting can be a 0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the The RTCPTF	RTCC Value Reg LH, RTCVALL ar in an invalid da assumed to be va LH, RTCVALL or Half Second Stat half period of a sec CC Output Enab utput is enabled utput is disabled 0>: RTCC Value corresponding R R<1:0> value dec	gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit ⁽³⁾ second ond le bit Register Wind TCC Value reg	eynchronization I registers can cl register is read t egisters can be dow Pointer bits gisters when read	bit hange while r wice and rest read without ding the RTC	eading due to a ults in the same concern over a VALH and RTC\	data, the data rollover ripple /ALL registers
bit 11 bit 10	RTCSYNC: 1 1 = RTCVAL resulting can be a 0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the The RTCPTF RTCVAL<15	RTCC Value Reg LH, RTCVALL ar g in an invalid da assumed to be va- LH, RTCVALL or Half Second Stat half period of a sec CC Output Enab- utput is enabled utput is disabled 0>: RTCC Value corresponding R R<1:0> value dec :8>:	gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit ⁽³⁾ second ond le bit Register Wind TCC Value reg	eynchronization I registers can cl register is read t egisters can be dow Pointer bits gisters when read	bit hange while r wice and rest read without ding the RTC	eading due to a ults in the same concern over a VALH and RTC\	data, the data rollover ripple /ALL registers
bit 11 bit 10	RTCSYNC: 1 1 = RTCVAL resulting can be a 0 = RTCVAL HALFSEC: F 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the The RTCPTF <u>RTCVAL<15</u> 00 = MINUT	RTCC Value Reg LH, RTCVALL ar g in an invalid da assumed to be va- LH, RTCVALL or Half Second Stat half period of a sec CC Output Enab- output is enabled utput is disabled 0>: RTCC Value corresponding R R<1:0> value dec <u>:8>:</u> ES	gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit ⁽³⁾ second ond le bit Register Wind TCC Value reg	eynchronization I registers can cl register is read t egisters can be dow Pointer bits gisters when read	bit hange while r wice and rest read without ding the RTC	eading due to a ults in the same concern over a VALH and RTC\	data, the data rollover ripple /ALL registers
bit 11 bit 10	RTCSYNC: 1 1 = RTCVAL resulting can be a 0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the The RTCPTF RTCVAL<15	RTCC Value Reg LH, RTCVALL ar g in an invalid da assumed to be va LH, RTCVALL or Half Second Stat half period of a sec CC Output Enabled utput is enabled utput is disabled 0>: RTCC Value corresponding R R<1:0> value dec <u>:8>:</u> ES DAY	gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit ⁽³⁾ second ond le bit Register Wind TCC Value reg	eynchronization I registers can cl register is read t egisters can be dow Pointer bits gisters when read	bit hange while r wice and rest read without ding the RTC	eading due to a ults in the same concern over a VALH and RTC\	data, the data rollover ripple /ALL registers
bit 11 bit 10	RTCSYNC: 1 1 = RTCVAL resulting can be a 0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the The RTCPTF <u>RTCVAL<15</u> 00 = MINUT 01 = WEEKI 10 = MONTH 11 = Reserv	RTCC Value Reg LH, RTCVALL ar g in an invalid da assumed to be va- LH, RTCVALL or Half Second Stat half period of a sec CC Output Enabled utput is enabled utput is disabled 0>: RTCC Value corresponding R R<1:0> value dec :8>: ES DAY H ed	gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit ⁽³⁾ second ond le bit Register Wind TCC Value reg	eynchronization I registers can cl register is read t egisters can be dow Pointer bits gisters when read	bit hange while r wice and rest read without ding the RTC	eading due to a ults in the same concern over a VALH and RTC\	data, the data rollover ripple /ALL registers
bit 11 bit 10	RTCSYNC: 1 1 = RTCVAL resulting can be a 0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the The RTCPTF <u>RTCVAL<15</u> 00 = MINUT 01 = WEEKI 10 = MONTH 11 = Reserv <u>RTCVAL<7:0</u>	RTCC Value Reg LH, RTCVALL ar in an invalid da assumed to be va- LH, RTCVALL or Half Second Stat half period of a sec CC Output Enabled utput is enabled utput is disabled 0>: RTCC Value corresponding R R<1:0> value dec <u>:8>:</u> ES DAY H ed <u>D>:</u>	gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit ⁽³⁾ second ond le bit Register Wind TCC Value reg	eynchronization I registers can cl register is read t egisters can be dow Pointer bits gisters when read	bit hange while r wice and rest read without ding the RTC	eading due to a ults in the same concern over a VALH and RTC\	data, the data rollover ripple /ALL registers
bit 11 bit 10	RTCSYNC: 1 1 = RTCVAL resulting can be a 0 = RTCVAL HALFSEC: 1 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the The RTCPTF <u>RTCVAL<15</u> 00 = MINUT 10 = WEEKI 10 = MONTH 11 = Reserve <u>RTCVAL<7:C</u> 00 = SECON	RTCC Value Reg LH, RTCVALL ar in an invalid da assumed to be va- LH, RTCVALL or Half Second Stat half period of a sec CC Output Enab output is enabled output is disabled 0>: RTCC Value corresponding R R<1:0> value dec <u>:8>:</u> ES DAY H ed <u>)>:</u> NDS	gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit ⁽³⁾ second ond le bit Register Wind TCC Value reg	eynchronization I registers can cl register is read t egisters can be dow Pointer bits gisters when read	bit hange while r wice and rest read without ding the RTC	eading due to a ults in the same concern over a VALH and RTC\	data, the dat
bit 11 bit 10	RTCSYNC: 1 1 = RTCVAL resulting can be a 0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the The RTCPTF <u>RTCVAL<15</u> 00 = MINUT 01 = WEEKI 10 = MONTH 11 = Reserv <u>RTCVAL<7:0</u>	RTCC Value Reg LH, RTCVALL ar in an invalid da assumed to be va- LH, RTCVALL or Half Second Stat half period of a sec CC Output Enab output is enabled output is disabled 0>: RTCC Value corresponding R R<1:0> value dec <u>:8>:</u> ES DAY H ed <u>)>:</u> NDS	gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit ⁽³⁾ second ond le bit Register Wind TCC Value reg	eynchronization I registers can cl register is read t egisters can be dow Pointer bits gisters when read	bit hange while r wice and rest read without ding the RTC	eading due to a ults in the same concern over a VALH and RTC\	data, the data rollover ripple /ALL registers

Note 1: The RCFGCAL register is only affected by a POR.

- 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
- 3: This bit is read-only; it is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 16-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾ (CONTINUED)

- **Note 1:** The RCFGCAL register is only affected by a POR.
 - 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
 - 3: This bit is read-only; it is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 16-2: RTCPWC: RTCC CONFIGURATION REGISTER 2 ⁽¹)
--	---

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PWCEN	PWCPOL	PWCCPRE	PWCSPRE	RTCCLK1 ⁽²⁾	RTCCLK0 ⁽²⁾	RTCOUT1	RTCOUT0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
-	—	—	—	—	—	—	—
bit 7							bit (
Legend:							
R = Reada	ble bit	W = Writable	bit	U = Unimpleme	nted bit, read as	'0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cleare		x = Bit is unkr	nown
bit 15	PWCEN: Po	wer Control Er	able bit				
	1 = Power co	ontrol is enable	d				
	0 = Power co	ontrol is disable	ed				
bit 14		ower Control F	•				
		ontrol output is ontrol output is					
bit 13		Power Control		caler hits			
			•	by-2 of source R ⁻	TCC clock		
				by-1 of source R			
bit 12	PWCSPRE:	Power Control	Sample Prese	caler bits			
				by-2 of source R1 by-1 of source R1			
bit 11-10	RTCCLK<1:	0>: RTCC Clo	ck Select bits ⁽²	2)			
					s used for all RT	CC timer opera	itions.
		al Secondary O I LPRC Oscillat		C)			
		al power line sc					
		al power line so					
bit 9-8	RTCOUT<1:	0>: RTCC Out	put Select bits	;			
		the source of th	ne RTCC pin c	output.			
	00 = RTCC a	•					
	01 = RTCC 9	seconds clock					
	11 = Power						
bit 7-0	Unimpleme	nted: Read as	ʻ0'				
Note 1:	The RTCPWC	register is only	affected by a	POR			
			-		de Value register	should also be	written to

2: When a new value is written to these register bits, the Seconds Value register should also be written to properly reset the clock prescalers in the RTCC.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0
bit 7				-			bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	iown
bit 15		,	ed automatica	lly after an ala	arm event whe	never ARPT<7	:0> = 00h and
bit 14		ne Enable bit					
DIL 14	1 = Chime is	s enabled; ARP				to FFh	
bit 13-10		>: Alarm Mask					
	0011 = Even 0100 = Even 0101 = Even 0110 = Once 0111 = Once 1000 = Once 1001 = Once 101x = Rese 11xx = Rese	y 10 seconds y minute y 10 minutes y hour e a day e a week e a month e a year (except erved – do not u erved – do not u	se se			very 4 years)	
bit 9-8		1:0>: Alarm Val	-				
	The ALRMPT <u>ALRMVAL<1</u> 00 = ALRMM 01 = ALRMM 10 = ALRMM 11 = Unimple <u>ALRMVAL<7</u> 00 = ALRMS 01 = ALRMH 10 = ALRMD	11N VD 1NTH emented : <u>0>:</u> EC IR IR					
bit 7-0	<pre>11 = Unimplemented ARPT<7:0>: Alarm Repeat Counter Value bits</pre>						
		Alarm will rep					
	•						
		Alarm will not decrements on		nt; it is prevent	ted from rolling	over from 00h	to FFh unless

REGISTER 16-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

16.2.5 RTCVAL REGISTER MAPPINGS

REGISTER 16-4: YEAR: YEAR VALUE REGISTER⁽¹⁾

	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
bit 15 bit	—	—	—	—	—	—	—	—
	bit 15			•	•	•		bit 8

| R/W-x |
|--------|--------|--------|--------|--------|--------|--------|--------|
| YRTEN3 | YRTEN2 | YRTEN1 | YRTEN0 | YRONE3 | YRONE2 | YRONE1 | YRONE0 |
| bit 7 | | | • | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

- bit 7-4 **YRTEN<3:0>:** Binary Coded Decimal Value of Year's Tens Digit bits Contains a value from 0 to 9.
- bit 3-0 **YRONE<3:0>:** Binary Coded Decimal Value of Year's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 16-5: MTHDY: MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

- bit 12
 MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of '0' or '1'.

 bit 11-8
 MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit
- bit 11-8 MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9.
- bit 7-6 Unimplemented: Read as '0'
- bit 5-4 **DAYTEN<1:0>:** Binary Coded Decimal Value of Day's Tens Digit bits Contains a value from 0 to 3.
- bit 3-0 **DAYONE<3:0>:** Binary Coded Decimal Value of Day's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 16-6: WKDYHR: WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	—	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits
	Contains a value from 0 to 6.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits
	Contains a value from 0 to 2.
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits
	Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 16-7: MINSEC: MINUTES AND SECONDS VALUE REGISTER

11.0		D///	D/\/				D///							
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x							
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0							
bit 15							bit 8							
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x							
_	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0							
bit 7							bit 0							
Legend:														
•														
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read		1 as '0'								
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown								
bit 15	Unimplemen	ted: Read as 'd)'			bit 15 Unimplemented: Read as '0'								

bit 14-12MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits
Contains a value from 0 to 5.bit 11-8MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits
Contains a value from 0 to 9.

bit 7 Unimplemented: Read as '0'

bit 6-4 SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits Contains a value from 0 to 5.

bit 3-0 SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits Contains a value from 0 to 9.

16.2.6 ALRMVAL REGISTER MAPPINGS

REGISTER 16-8: ALMTHDY: ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0			
bit 15	bit 15 bit 8									
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
	_	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0			

Legend:

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 bit 12	Unimplemented: Read as '0' MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of '0' or '1'.
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits Contains a value from 0 to 3.
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 16-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x		
—	—	—	—	—	WDAY2	WDAY1	WDAY0		
bit 15 bit 8									
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0		
bit 7							bit 0		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11 bit 10-8	Unimplemented: Read as '0' WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits
	Contains a value from 0 to 6.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits Contains a value from 0 to 2.
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
_	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0		
bit 15	-			-			bit 8		
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0		
bit 7	-						bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'			
-n = Value at	-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unknown			
bit 15	Unimplement	ted: Read as '0	3						
bit 14-12	-								
	Contains a value from 0 to 5.								
bit 11-8	t 11-8 MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits								
	Contains a value from 0 to 9.								
bit 7	Unimplemen	ted: Read as '	0'						
bit 6-4	SECTEN<2:0	>: Binary Code	ed Decimal Val	ue of Second's	Tens Digit bits				
	Contains a va	lue from 0 to 5							
bit 3-0	SECONE<3:0	>: Binary Code	ed Decimal Val	lue of Second's	Ones Digit bit	5			
	Contains a va	lue from 0 to 9							

REGISTER 16-10: ALMINSEC: ALARM MINUTES AND SECONDS VALUE REGISTER


REGISTER 16-11: RTCCSWT: RTCC CONTROL/SAMPLE WINDOW TIMER REGISTER⁽¹⁾

| R/W-x |
|----------|----------|----------|----------|----------|----------|----------|----------|
| PWCSTAB7 | PWCSTAB6 | PWCSTAB5 | PWCSTAB4 | PWCSTAB3 | PWCSTAB2 | PWCSTAB1 | PWCSTAB0 |
| bit 15 | • | | | | | | bit 8 |

| R/W-x |
|----------|----------|----------|----------|----------|----------|----------|----------|
| PWCSAMP7 | PWCSAMP6 | PWCSAMP5 | PWCSAMP4 | PWCSAMP3 | PWCSAMP2 | PWCSAMP1 | PWCSAMP0 |
| bit 7 | | | | | | | bit 0 |

Legend:								
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 15-8 PWCSTAB<7:0>: PWM Stability Window Timer bits								

DIL 10-0	PWCSTAB <7:0>. PWW Stability Window Timer bits
	11111111 = Stability window is 255 TPWCCLK clock periods
	•
	00000000 = Stability window is 0 TPWCCLK clock periods The sample window starts when the alarm event triggers. The stability window timer starts counting from every alarm event when PWCEN = 1.
bit 7-0	PWCSAMP<7:0>: PWM Sample Window Timer bits
	11111111 = Sample window is always enabled, even when PWCEN = 0 11111110 = Sample window is 254 TPWCCLK clock periods
	•
	00000000 = Sample window is 0 TPWCCLK clock periods The sample window timer starts counting at the end of the stability window when PWCEN = 1. If PWCSTAB<7:0> = 00000000, the sample window timer starts counting from every alarm event when PWCEN = 1.



16.3 Calibration

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than 3 seconds per month. This is accomplished by finding the number of error clock pulses and storing the value into the lower half of the RCFGCAL register. The 8-bit signed value, loaded into the lower half of RCFGCAL, is multiplied by four and will be either added or subtracted from the RTCC timer, once every minute. Refer to the steps below for RTCC calibration:

- 1. Using another timer resource on the device, the user must find the error of the 32.768 kHz crystal.
- 2. Once the error is known, it must be converted to the number of error clock pulses per minute.
- 3. a) If the oscillator is faster than ideal (negative result from Step 2), the RCFGCAL register value must be negative. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.

b) If the oscillator is slower than ideal (positive result from Step 2), the RCFGCAL register value must be positive. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.

EQUATION 16-1:

(Ideal Frequency [†] – Measured Frequency) *
60 = Clocks per Minute
† Ideal Frequency = 32,768 Hz

Writes to the lower half of the RCFGCAL register should only occur when the timer is turned off, or immediately after the rising edge of the seconds pulse, except when SECONDS = 00, 15, 30 or 45. This is due to the auto-adjust of the RTCC at 15 second intervals.

Note: It is up to the user to include, in the error value, the initial error of the crystal: drift due to temperature and drift due to crystal aging.

16.4 Alarm

- Configurable from half second to one year
- Enabled using the ALRMEN bit (ALCFGRPT<15>)
- One-time alarm and repeat alarm options are available

16.4.1 CONFIGURING THE ALARM

The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is issued. Writes to ALRMVAL should only take place when ALRMEN = 0.

As shown in Figure 16-2, the interval selection of the alarm is configured through the AMASKx bits (ALCFGRPT<13:10>). These bits determine which and how many digits of the alarm must match the clock value for the alarm to occur.

The alarm can also be configured to repeat based on a preconfigured interval. The amount of times this occurs, once the alarm is enabled, is stored in the ARPT<7:0> bits (ALCFGRPT<7:0>). When the value of the ARPTx bits equals 00h and the CHIME bit (ALCFGRPT<14>) is cleared, the repeat function is disabled, and only a single alarm will occur. The alarm can be repeated up to 255 times by loading ARPT<7:0> with FFh.

After each alarm is issued, the value of the ARPTx bits is decremented by one. Once the value has reached 00h, the alarm will be issued one last time, after which, the ALRMEN bit will be cleared automatically and the alarm will turn off.

Indefinite repetition of the alarm can occur if the CHIME bit = 1. Instead of the alarm being disabled when the value of the ARPTx bits reaches 00h, it rolls over to FFh and continues counting indefinitely while CHIME is set.

16.4.2 ALARM INTERRUPT

At every alarm event, an interrupt is generated. In addition, an alarm pulse output is provided that operates at half the frequency of the alarm. This output is completely synchronous to the RTCC clock and can be used as a Trigger clock to other peripherals.

Note: Changing any of the registers, other than the RCFGCAL and ALCFGRPT registers, and the CHIME bit while the alarm is enabled (ALRMEN = 1), can result in a false alarm event leading to a false alarm interrupt. To avoid a false alarm event, the timer and alarm values should only be changed while the alarm is disabled (ALRMEN = 0). It is recommended that the ALCFGRPT register and CHIME bit be changed when RTCSYNC = 0.

FIGURE 16-2:	ALARM MASK SE	ITINGS					
Alarm Mas (AMASK	k Setting <<3:0>)	Day of the Week	Month	Day	Hours	Minutes	Seconds
0000 - Every 0001 - Every							
0010 - Every	10 seconds						s
0011 - Every	minute						S S
0100 - Every	10 minutes					m	SS
0101 - Every	hour					m m :	SS
0110 - Every	day				h h :	m m :	s s
0111 - Every	week	d			h h :	m m :	s s
1000 - Every	month			b	h h :	m m :	s s
1001 - Every	year ⁽¹⁾		m m / 0	b	h h :	m m :	s s
Note 1: A	nnually, except when cor	ifigured for	r February 29.				

16.5 Power Control

The RTCC includes a power control feature that allows the device to periodically wake-up an external device, wait for the device to be stable before sampling wake-up events from that device and then shut down the external device. This can be done completely autonomously by the RTCC, without the need to wake from the current low-power mode (Sleep, Deep Sleep, etc.).

To enable this feature, the RTCC must be enabled (RTCEN = 1), the PWCEN register bit must be set and the RTCC pin must be driving the PWC control signal (RTCOE = 1 and RTCCLK<1:0> = 11).

The polarity of the PWC control signal may be chosen using the PWCPOL register bit. Active-low or active-high may be used with the appropriate external switch to turn on or off the power to one or more external devices. The active-low setting may also be used in conjunction with an open-drain setting on the RTCC pin. This setting is able to drive the GND pin(s) of the external device directly (with the appropriate external VDD pull-up device), without the need for external switches. Finally, the CHIME bit should be set to enable the PWC periodicity.


NOTES:


17.0 CONFIGURABLE LOGIC CELL (CLC)


The Configurable Logic Cell (CLC) module allows the user to specify combinations of signals as inputs to a logic function and to use the logic output to control other peripherals or I/O pins. This provides greater flex-ibility and potential in embedded designs since the CLC

module can operate outside the limitations of software execution and supports a vast amount of output designs.

There are four input gates to the selected logic function. These four input gates select from a pool of up to 32 signals that are selected using four data source selection multiplexers. Figure 17-1 shows an overview of the module. Figure 17-3 shows the details of the data source multiplexers and logic input gate connections.







17.1 Control Registers

The CLCx module is controlled by the following registers:

- CLCxCONL
- CLCxCONH
- CLCxSEL
- CLCxGLSL
- CLCxGLSH

The CLCx Control registers (CLCxCONL and CLCxCONH) are used to enable the module and interrupts, control the output enable bit, select output polarity and select the logic function. The CLCx Control registers also allow the user to control the logic polarity of not only the cell output, but also some intermediate variables. The CLCx Source Select register (CLCxSEL) allows the user to select up to 4 data input sources using the 4 data input selection multiplexers. Each multiplexer has a list of 8 data sources available.

The CLCx Gate Logic Select registers (CLCxGLSL and CLCxGLSH) allow the user to select which outputs from each of the selection MUXes are used as inputs to the input gates of the logic cell. Each data source MUX outputs both a true and a negated version of its output. All of these 8 signals are enabled, ORed together by the logic cell input gates.

REGISTER 17-1: CLCxCONL: CLCx CONTROL REGISTER (LOW)

bit 14-12 U bit 11 I bit 10 I bit 9-8 U bit 7 L	LCEN: CLCx 1 = CLCx is 0 = CLCx is Unimplement INTP: CLCx I 1 = Interrupt 0 = Interrupt	enabled and mi disabled and ha ited: Read as '0 Positive Edge Ir will be generate will not be gene	xing input sign is logic zero c)' iterrupt Enabl ed when a risi	'0' = Bit is cle nals putputs le bit		U-0 — R/W-0 MODE1	U-0 bit 8 R/W-0 MODE0 bit 0
bit 15 R-0 LCOE bit 7 Legend: R = Readable b -n = Value at PC bit 15 bit 14-12 bit 14-12 bit 11 bit 10 bit 9-8 bit 7	LCOUT bit OR LCEN: CLCx 1 = CLCx is 0 = CLCx is Unimplemen INTP: CLCx I 1 = Interrupt 0 = Interrupt	LCPOL W = Writable I '1' = Bit is set Enable bit enabled and mi disabled and ha ited: Read as '0 Positive Edge Ir will be generate will not be gene	bit xing input sign s logic zero c o' nterrupt Enabl ed when a risi	U-0 — U = Unimpler '0' = Bit is cle nals putputs	R/W-0 MODE2 nented bit, read	MODE1	R/W-0 MODE0 bit 0
R-0 LCOE bit 7 Legend: R = Readable b -n = Value at PO bit 15 bit 14-12 bit 14-12 bit 11 bit 10 bit 10 bit 9-8 bit 7	LCOUT bit OR LCEN: CLCx 1 = CLCx is 0 = CLCx is Unimplemen INTP: CLCx I 1 = Interrupt 0 = Interrupt	LCPOL W = Writable I '1' = Bit is set Enable bit enabled and mi disabled and ha ited: Read as '0 Positive Edge Ir will be generate will not be gene	bit xing input sign s logic zero c o' nterrupt Enabl ed when a risi	U = Unimpler '0' = Bit is cle nals putputs	MODE2	MODE1	R/W-0 MODE0 bit 0
LCOE bit 7 Legend: R = Readable b -n = Value at PC bit 15 L bit 15 L bit 14-12 L bit 11 L bit 10 L bit 9-8 L bit 7 L	LCOUT bit OR LCEN: CLCx 1 = CLCx is 0 = CLCx is Unimplemen INTP: CLCx I 1 = Interrupt 0 = Interrupt	LCPOL W = Writable I '1' = Bit is set Enable bit enabled and mi disabled and ha ited: Read as '0 Positive Edge Ir will be generate will not be gene	bit xing input sign s logic zero c o' nterrupt Enabl ed when a risi	U = Unimpler '0' = Bit is cle nals putputs	MODE2	MODE1	MODE0 bit 0
LCOE bit 7 Legend: R = Readable b -n = Value at PC bit 15 L bit 15 L bit 14-12 L bit 11 L bit 10 L bit 9-8 L bit 7 L	LCOUT bit OR LCEN: CLCx 1 = CLCx is 0 = CLCx is Unimplemen INTP: CLCx I 1 = Interrupt 0 = Interrupt	LCPOL W = Writable I '1' = Bit is set Enable bit enabled and mi disabled and ha ited: Read as '0 Positive Edge Ir will be generate will not be gene	bit xing input sign s logic zero c o' nterrupt Enabl ed when a risi	U = Unimpler '0' = Bit is cle nals putputs	MODE2	MODE1	MODE0 bit 0
bit 7 Legend: R = Readable b -n = Value at PC bit 15 bit 14-12 bit 14-12 bit 10 bit 10 bit 9-8 bit 7	bit OR LCEN: CLCx 1 = CLCx is 0 = CLCx is Unimplemen INTP: CLCx I 1 = Interrupt 0 = Interrupt	W = Writable I '1' = Bit is set Enable bit enabled and mit disabled and hance ted: Read as '0 Positive Edge In will be generated will not be generated	xing input sign is logic zero c)' iterrupt Enabl ed when a risi	'0' = Bit is cle nals putputs le bit	nented bit, read	d as '0'	bit 0
Legend: R = Readable b -n = Value at PC bit 15 L bit 14-12 L bit 11 L bit 10 L bit 9-8 L bit 7 L	LCEN: CLCx 1 = CLCx is 0 = CLCx is Unimplement INTP: CLCx I 1 = Interrupt 0 = Interrupt	'1' = Bit is set Enable bit enabled and mit disabled and ha nted: Read as '0 Positive Edge Ir will be generate will not be gene	xing input sign is logic zero c)' iterrupt Enabl ed when a risi	'0' = Bit is cle nals putputs le bit	ared		
R = Readable b -n = Value at PC bit 15 L bit 14-12 L bit 14-12 L bit 11 L bit 10 L bit 9-8 L bit 7 L	LCEN: CLCx 1 = CLCx is 0 = CLCx is Unimplement INTP: CLCx I 1 = Interrupt 0 = Interrupt	'1' = Bit is set Enable bit enabled and mit disabled and ha nted: Read as '0 Positive Edge Ir will be generate will not be gene	xing input sign is logic zero c)' iterrupt Enabl ed when a risi	'0' = Bit is cle nals putputs le bit	ared		ıown
R = Readable b -n = Value at PC bit 15 L bit 14-12 L bit 14-12 L bit 11 L bit 10 L bit 9-8 L bit 7 L	LCEN: CLCx 1 = CLCx is 0 = CLCx is Unimplement INTP: CLCx I 1 = Interrupt 0 = Interrupt	'1' = Bit is set Enable bit enabled and mit disabled and ha nted: Read as '0 Positive Edge Ir will be generate will not be gene	xing input sign is logic zero c)' iterrupt Enabl ed when a risi	'0' = Bit is cle nals putputs le bit	ared		ıown
-n = Value at P(bit 15 L bit 14-12 L bit 11 L bit 10 L bit 9-8 L bit 7 L	LCEN: CLCx 1 = CLCx is 0 = CLCx is Unimplement INTP: CLCx I 1 = Interrupt 0 = Interrupt	'1' = Bit is set Enable bit enabled and mit disabled and ha nted: Read as '0 Positive Edge Ir will be generate will not be gene	xing input sign is logic zero c)' iterrupt Enabl ed when a risi	'0' = Bit is cle nals putputs le bit	ared		nown
bit 15 L bit 14-12 L bit 11 L bit 10 L bit 9-8 L bit 7 L	LCEN: CLCx 1 = CLCx is 0 = CLCx is Unimplement INTP: CLCx I 1 = Interrupt 0 = Interrupt	Enable bit enabled and mi disabled and ha ated: Read as '0 Positive Edge Ir will be generate will not be gene	ns logic zero c)' nterrupt Enabl ed when a risi	nals outputs e bit		x = Bit is unkr	nown
bit 14-12 U bit 11 I bit 10 I bit 9-8 U bit 7 L	1 = CLCx is 0 = CLCx is Unimplement INTP: CLCx I 1 = Interrupt 0 = Interrupt	enabled and mi disabled and ha ited: Read as '0 Positive Edge Ir will be generate will not be gene	ns logic zero c)' nterrupt Enabl ed when a risi	outputs e bit	on LCOUT		
bit 14-12 U bit 11 I bit 10 I bit 9-8 U bit 7 L	1 = CLCx is 0 = CLCx is Unimplement INTP: CLCx I 1 = Interrupt 0 = Interrupt	enabled and mi disabled and ha ited: Read as '0 Positive Edge Ir will be generate will not be gene	ns logic zero c)' nterrupt Enabl ed when a risi	outputs e bit	on LCOUT		
bit 14-12 U bit 11 I bit 10 I bit 9-8 U bit 7 L	0 = CLCx is 0 Unimplemen INTP: CLCx I 1 = Interrupt 0 = Interrupt	disabled and ha ited: Read as '0 Positive Edge Ir will be generate will not be gene	ns logic zero c)' nterrupt Enabl ed when a risi	outputs e bit	on LCOUT		
bit 14-12 U bit 11 I bit 10 I bit 10 I bit 9-8 U bit 7 I	Unimplemen INTP: CLCx I 1 = Interrupt 0 = Interrupt	nted: Read as '0 Positive Edge Ir will be generate will not be gene)' hterrupt Enabl ed when a risi	e bit	on LCOUT		
bit 11	INTP: CLCx I 1 = Interrupt 0 = Interrupt	Positive Edge Ir will be generate will not be gene	nterrupt Enabl ed when a risi		on LCOUT		
bit 10 I bit 9-8 I bit 7 I	1 = Interrupt 0 = Interrupt	will be generate will not be gene	ed when a risi		on LCOUT		
bit 10 I bit 9-8 U bit 7 I	0 = Interrupt	will not be gene		ing eage occurs	ULCOOL		
bit 9-8	INTN: CLCx		natoa				
bit 9-8		Negative Edge	Interrupt Enat	ole bit			
bit 9-8 U bit 7 L		will be generate		ing edge occurs	s on LCOUT		
bit 7 L	•	will not be gene					
	-	ted: Read as '0					
		Port Enable bit					
		rt pin output is e rt pin output is d					
	•	x Data Output S					
	1 = CLCx out	•					
	0 = CLCx out						
bit 5 L	LCPOL: CLC	x Output Polari	ty Control bit				
		out of the module					
	0 = The outr	ut of the medul		ed			
bit 4-3 L	•	out of the module		00			

REGISTER 17-1: CLCxCONL: CLCx CONTROL REGISTER (LOW) (CONTINUED)

bit 2-0 MODE<2:0>: CLCx Mode bits

- 111 = Cell is a 1-input transparent latch with S and R
- 110 = Cell is a JK flip-flop with R
- 101 = Cell is a 2-input D flip-flop with R
- 100 = Cell is a 1-input D flip-flop with S and R
- 011 = Cell is an SR latch
- 010 = Cell is a 4-input AND
- 001 = Cell is an OR-XOR
- 000 = Cell is a AND-OR

REGISTER 17-2: CLCxCONH: CLCx CONTROL REGISTER (HIGH)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	—	G4POL	G3POL	G2POL	G1POL
bit 7							bit 0

Legend:

Logena.				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-4	Unimplemented: Read as '0'
bit 3	G4POL: Gate 4 Polarity Control bit
	1 = The output of Channel 4 logic is inverted when applied to the logic cell0 = The output of Channel 4 logic is not inverted
bit 2	G3POL: Gate 3 Polarity Control bit
	1 = The output of Channel 3 logic is inverted when applied to the logic cell0 = The output of Channel 3 logic is not inverted
bit 1	G2POL: Gate 2 Polarity Control bit
	1 = The output of Channel 2 logic is inverted when applied to the logic cell0 = The output of Channel 2 logic is not inverted
bit 0	G1POL: Gate 1 Polarity Control bit
	 1 = The output of Channel 1 logic is inverted when applied to the logic cell 0 = The output of Channel 1 logic is not inverted

REGISTER 17-3: CLCxSEL: CLCx INPUT MUX SELECT REGISTER

U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	
—	DS42	DS41	DS40	_	DS32	DS31	DS30	
oit 15							bit	
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	
	DS22	DS21	DS20		DS12	DS11	DS10	
bit 7	0022	0021	0020		0012	0011	bit	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'		
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	iown	
bit 15 bit 14-12	-	n ted: Read as ' Data Selection M		Coloction bits				
	101 = Digital 100 = CTML For CLC1: 011 = SPI1 \$ 010 = Comp 001 = CLC2 000 = CLCIN For CLC2: 011 = SPI2 \$ 010 = Comp 001 = CLC1 000 = CLCIN	J Trigger interru SDIx arator 3 output output NB I/O pin SDIx arator 3 output output NB I/O pin	pt	IIF)				
	-							
bit 11Unimplemented: Read as '0'bit 10-8DS3<2:0>: Data Selection MUX 3 Signal Selection bits111 = MCCP3 Compare Event Flag (CCP3IF)110 = MCCP2 Compare Event Flag (CCP2IF)101 = Digital logic lowFor CLC1:100 = UART1 RX011 = SPI1 SDOx010 = Comparator 2 output001 = CLC1 output000 = CLCINA I/O pinFor CLC2:100 = UART2 RX011 = SPI2 SDOx010 = Comparator 2 output								
	001 = CLC2	output						
bit 7	001 = CLC2 000 = CLCIN	output						

REGISTER 17-3: CLCxSEL: CLCx INPUT MUX SELECT REGISTER (CONTINUED)

- bit 6-4 DS2<2:0>: Data Selection MUX 2 Signal Selection bits
 - 111 = MCCP2 Compare Event Flag (CCP2IF)
 - 110 = MCCP1 Compare Event Flag (CCP1IF)
 - 101 = Digital logic low
 - 100 = A/D end of conversion event
 - For CLC1:
 - 011 = UART1 TX
 - 010 = Comparator 1 output
 - 001 = CLC2 output
 - 000 = CLCINB I/O pin
 - For CLC2:
 - 011 = UART2 TX
 - 010 = Comparator 1 output
 - 001 = CLC1 output
 - 000 = CLCINB I/O pin
- bit 3 Unimplemented: Read as '0'
- bit 2-0 DS1<2:0>: Data Selection MUX 1 Signal Selection bits
 - 111 = SCCP5 Compare Event Flag (CCP5IF)
 - 110 = SCCP4 Compare Event Flag (CCP4IF)
 - 101 = Digital logic low
 - 100 = 8 MHz FRC clock source
 - 011 = LPRC clock source
 - 010 = SOSC clock source
 - 001 = System clock (TCY)
 - 000 = CLCINA I/O pin

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 G2D4T G2D4N G2D3T G2D3N G2D2T G2D2N G2D1T G2D1N bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 G1D4T G1D2N G1D4N G1D3T G1D3N G1D2T G1D1T G1D1N bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '0' = Bit is cleared x = Bit is unknown '1' = Bit is set bit 15 G2D4T: Gate 2 Data Source 4 True Enable bit 1 = The Data Source 4 inverted signal is enabled for Gate 2 0 = The Data Source 4 inverted signal is disabled for Gate 2 bit 14 G2D4N: Gate 2 Data Source 4 Negated Enable bit 1 = The Data Source 4 inverted signal is enabled for Gate 2 0 = The Data Source 4 inverted signal is disabled for Gate 2 bit 13 G2D3T: Gate 2 Data Source 3 True Enable bit 1 = The Data Source 3 inverted signal is enabled for Gate 2 0 = The Data Source 3 inverted signal is disabled for Gate 2 bit 12 G2D3N: Gate 2 Data Source 3 Negated Enable bit 1 = The Data Source 3 inverted signal is enabled for Gate 2 0 = The Data Source 3 inverted signal is disabled for Gate 2 bit 11 G2D2T: Gate 2 Data Source 2 True Enable bit 1 = The Data Source 2 inverted signal is enabled for Gate 2 0 = The Data Source 2 inverted signal is disabled for Gate 2 bit 10 G2D2N: Gate 2 Data Source 2 Negated Enable bit 1 = The Data Source 2 inverted signal is enabled for Gate 2 0 = The Data Source 2 inverted signal is disabled for Gate 2 bit 9 G2D1T: Gate 2 Data Source 1 True Enable bit 1 = The Data Source 1 inverted signal is enabled for Gate 2 0 = The Data Source 1 inverted signal is disabled for Gate 2 bit 8 G2D1N: Gate 2 Data Source 1 Negated Enable bit 1 = The Data Source 2 inverted signal is enabled for Gate 1 0 = The Data Source 2 inverted signal is disabled for Gate 1 bit 7 G1D4T: Gate 1 Data Source 4 True Enable bit 1 = The Data Source 4 inverted signal is enabled for Gate 1 0 = The Data Source 4 inverted signal is disabled for Gate 1 bit 6 G1D4N: Gate 1 Data Source 4 Negated Enable bit 1 = The Data Source 4 inverted signal is enabled for Gate 1 0 = The Data Source 4 inverted signal is disabled for Gate 1 G1D3T: Gate 1 Data Source 3 True Enable bit bit 5 1 = The Data Source 3 inverted signal is enabled for Gate 1 0 = The Data Source 3 inverted signal is disabled for Gate 1 bit 4 G1D3N: Gate 1 Data Source 3 Negated Enable bit 1 = The Data Source 3 inverted signal is enabled for Gate 1 0 = The Data Source 3 inverted signal is disabled for Gate 1

REGISTER 17-4: CLCxGLSL: CLCx GATE LOGIC INPUT SELECT LOW REGISTER (CONTINUED)

bit 3	G1D2T: Gate 1 Data Source 2 True Enable bit
	 1 = The Data Source 2 inverted signal is enabled for Gate 1 0 = The Data Source 2 inverted signal is disabled for Gate 1
bit 2	G1D2N: Gate 1 Data Source 2 Negated Enable bit
	 1 = The Data Source 2 inverted signal is enabled for Gate 1 0 = The Data Source 2 inverted signal is disabled for Gate 1
bit 1	G1D1T: Gate 1 Data Source 1 True Enable bit
	 1 = The Data Source 1 inverted signal is enabled for Gate 1 0 = The Data Source 1 inverted signal is disabled for Gate 1
bit 0	G1D1N: Gate 1 Data Source 1 Negated Enable bit
	 1 = The Data Source 1 inverted signal is enabled for Gate 1 0 = The Data Source 1 inverted signal is disabled for Gate 1

REGISTER 17-5: CLCxGLSH: CLCx GATE LOGIC INPUT SELECT HIGH REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N					
bit 15							bit 8					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N					
bit 7							bit 0					
Logondi												
Legend: R = Readable	, bit	W = Writable	oit	LI – Unimplor	nonted bit read	d ac '0'						
-n = Value at		'1' = Bit is set	JIL	'0' = Bit is cle	nented bit, read	x = Bit is unkr						
	FUK				aleu		IOWIT					
bit 15	G4D4T: Gate	4 Data Source	4 True Enable	e bit								
	G4D4T: Gate 4 Data Source 4 True Enable bit 1 = The Data Source 4 inverted signal is enabled for Gate 4											
		Source 4 inver										
bit 14	G4D4N: Gate	e 4 Data Source	4 Negated Er	nable bit								
		Source 4 inver										
		Source 4 inver	•		e 4							
bit 13		4 Data Source										
		Source 3 inver Source 3 inver										
bit 12			•	nal is disabled for Gate 4 lated Enable bit								
		Source 3 inver	•		e 4							
		Source 3 inver	•									
bit 11	G4D2T: Gate	4 Data Source	2 True Enable	e bit								
		Source 2 inver										
bit 10		Source 2 inver 4 Data Source	-		3 4							
		Source 2 inver	-		A							
		Source 2 inver										
bit 9	G4D1T: Gate	4 Data Source	1 True Enable	e bit								
	1 = The Data	Source 1 inver	ted signal is ei	nabled for Gate	e 4							
	0 = The Data	Source 1 inver	ted signal is di	sabled for Gate	e 4							
bit 8		e 4 Data Source	-									
		Source 1 inver										
hit 7		Source 1 inver	-		3 4							
bit 7		3 Data Source Source 4 inver			3							
		Source 4 inver										
bit 6		e 3 Data Source	-									
		Source 4 inver	-		e 3							
	0 = The Data	Source 4 inver	ted signal is di	sabled for Gate	e 3							
bit 5	G3D3T: Gate	3 Data Source	3 True Enable	e bit								
		Source 3 inver										
b:t 4		Source 3 inver	-		e 3							
bit 4	G3D3N: Gate	e 3 Data Source	s Negated Er	nable bit								
	1 - The Det-	Source 3 inver	tod olanal in -	ablad for Ort-								

REGISTER 17-5: CLCxGLSH: CLCx GATE LOGIC INPUT SELECT HIGH REGISTER (CONTINUED)

bit 3	G3D2T: Gate 3 Data Source 2 True Enable bit
	1 = The Data Source 2 inverted signal is enabled for Gate 3
	0 = The Data Source 2 inverted signal is disabled for Gate 3
bit 2	G3D2N: Gate 3 Data Source 2 Negated Enable bit
	1 = The Data Source 2 inverted signal is enabled for Gate 3
	0 = The Data Source 2 inverted signal is disabled for Gate 3
bit 1	G3D1T: Gate 3 Data Source 1 True Enable bit
	1 = The Data Source 1 inverted signal is enabled for Gate 3
	0 = The Data Source 1 inverted signal is disabled for Gate 3
bit 0	G3D1N: Gate 3 Data Source 1 Negated Enable bit
	1 = The Data Source 1 inverted signal is enabled for Gate 3
	0 = The Data Source 1 inverted signal is disabled for Gate 3

NOTES:

18.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference
	source. For more information on the High/Low-Voltage Detect, refer to the "PIC24F Family Reference Manual", "High-Level Integration with
	Programmable High/Low-Voltage Detect (HLVD)" (DS39725).

The High/Low-Voltage Detect module (HLVD) is a programmable circuit that allows the user to specify both the device voltage trip point and the direction of change.

An interrupt flag is set if the device experiences an excursion past the trip point in the direction of change. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt.

The HLVD Control register (see Register 18-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.




FIGURE 18-1: HIGH/LOW-VOLTAGE DETECT (HLVD) MODULE BLOCK DIAGRAM

REGISTER 18-1:

U-0 R/W-0 R/W-0 U-0 U-0 U-0 U-0 U-0 HLVDEN HLSIDL _____ ____ _____ _____ bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 VDIR BGVST **IRVST** HLVDL3 HLVDL2 HLVDL1 HLVDL0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 HLVDEN: High/Low-Voltage Detect Power Enable bit 1 = HLVD is enabled 0 = HLVD is disabled bit 14 Unimplemented: Read as '0' bit 13 HLSIDL: HLVD Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-8 Unimplemented: Read as '0' bit 7 VDIR: Voltage Change Direction Select bit 1 = Event occurs when voltage equals or exceeds trip point (HLVDL<3:0>) 0 = Event occurs when voltage equals or falls below trip point (HLVDL<3:0>) bit 6 BGVST: Band Gap Voltage Stable Flag bit 1 = Indicates that the band gap voltage is stable 0 = Indicates that the band gap voltage is unstable bit 5 **IRVST:** Internal Reference Voltage Stable Flag bit 1 = Indicates that the internal reference voltage is stable and the High-Voltage Detect logic generates the interrupt flag at the specified voltage range 0 = Indicates that the internal reference voltage is unstable and the High-Voltage Detect logic will not generate the interrupt flag at the specified voltage range, and the HLVD interrupt should not be enabled bit 4 Unimplemented: Read as '0' bit 3-0 HLVDL<3:0>: High/Low-Voltage Detection Limit bits 1111 = External analog input is used (input comes from the HLVDIN pin) 1110 = Trip Point 1⁽¹⁾ 1101 = Trip Point 2⁽¹⁾ 1100 = Trip Point 3⁽¹⁾ 0000 = Trip Point 15⁽¹⁾

HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER



19.0 12-BIT A/D CONVERTER WITH THRESHOLD DETECT

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the 12-Bit A/D Converter with Threshold Detect, refer to the "PIC24F Family Reference Manual", "12-Bit A/D Converter with Threshold Detect" (DS39739).

The PIC24F 12-bit A/D Converter has the following key features:

- Successive Approximation Register (SAR)
 Conversion
- Conversion Speeds of up to 100 ksps
- Up to 32 Analog Input Channels (internal and external)
- Multiple Internal Reference Input Channels
- External Voltage Reference Input Pins
- Unipolar Differential Sample-and-Hold (S/H)
 Amplifier
- Automated Threshold Scan and Compare
 Operation to Pre-Evaluate Conversion Results
- Selectable Conversion Trigger Source
- Fixed-Length (one word per channel), Configurable Conversion Result Buffer
- Four Options for Results Alignment
- Configurable Interrupt Generation
- Operation During CPU Sleep and Idle modes

The 12-bit A/D Converter module is an enhanced version of the 10-bit module offered in some PIC24 devices. Both modules are Successive Approximation Register (SAR) converters at their cores, surrounded by a range of hardware features for flexible configuration. This version of the module extends functionality by providing 12-bit resolution, a wider range of automatic sampling options and tighter integration with other analog modules, such as the CTMU, and a configurable results buffer. There is a legacy 10-bit mode on this A/D to allow the option to run with lower resolution in order to obtain higher throughput. This module also includes a unique Threshold Detect feature that allows the module itself to make simple decisions based on the conversion results.

A simplified block diagram for the module is illustrated in Figure 19-1.




FIGURE 19-1: 12-BIT A/D CONVERTER BLOCK DIAGRAM

To perform an A/D conversion:

- 1. Configure the A/D module:
 - a) Configure the port pins as analog inputs and/or select band gap reference inputs (ANSx registers).
 - b) Select the voltage reference source to match the expected range on the analog inputs (AD1CON2<15:13>).
 - c) Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3<7:0>).
 - d) Select the appropriate sample/conversion sequence (AD1CON1<7:4> and AD1CON3<12:8>).
 - e) Configure the MODE12 bit to select A/D resolution (AD1CON1<10>).
 - f) Select how conversion results are presented in the buffer (AD1CON1<9:8>).
 - g) Select the interrupt rate (AD1CON2<6:2>).
 - h) Turn on the A/D module (AD1CON1<15>).
- 2. Configure the A/D interrupt (if required):
 - a) Clear the AD1IF bit.
 - b) Select the A/D interrupt priority.

To perform an A/D sample and conversion using Threshold Detect scanning:

- 1. Configure the A/D module:
 - a) Configure the port pins as analog inputs (ANSx registers).
 - b) Select the voltage reference source to match the expected range on the analog inputs (AD1CON2<15:13>).
 - c) Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3<7:0>).
 - d) Select the appropriate sample/conversion sequence (AD1CON1<7:4> and AD1CON3<12:8>).
 - e) Configure the MODE12 bit to select A/D resolution (AD1CON1<10>).
 - f) Select how the conversion results are presented in the buffer (AD1CON1<9:8>).
 - g) Select the interrupt rate (AD1CON2<6:2>).

- 2. Configure the threshold compare channels:
 - a) Enable auto-scan; set the ASEN bit (AD1CON5<15>).
 - b) Select the Compare mode, "Greater Than, Less Than or Windowed"; set the CMx bits (AD1CON5<1:0>).
 - c) Select the threshold compare channels to be scanned (AD1CSSH, AD1CSSL).
 - d) If the CTMU is required as a current source for a threshold compare channel, enable the corresponding CTMU channel (AD1CTMENH, AD1CTMENL).
 - e) Write the threshold values into the corresponding ADC1BUFx registers.
 - f) Turn on the A/D module (AD1CON1<15>).
- Note: If performing an A/D sample and conversion, using Threshold Detect in Sleep Mode, the RC A/D clock source must be selected before entering into Sleep mode.
- 3. Configure the A/D interrupt (OPTIONAL):
 - a) Clear the AD1IF bit.
 - b) Select the A/D interrupt priority.

19.1 A/D Control Registers

The 12-bit A/D Converter module uses up to 43 registers for its operation. All registers are mapped in the data memory space.

19.1.1 CONTROL REGISTERS

Depending on the specific device, the module has up to eleven control and status registers:

- AD1CON1: A/D Control Register 1
- AD1CON2: A/D Control Register 2
- AD1CON3: A/D Control Register 3
- AD1CON5: A/D Control Register 5
- AD1CHS: A/D Sample Select Register
- AD1CHITH and AD1CHITL: A/D Scan Compare Hit Registers
- AD1CSSH and AD1CSSL: A/D Input Scan Select Registers
- AD1CTMENH and AD1CTMENL: CTMU Enable Registers

The AD1CON1, AD1CON2 and AD1CON3 registers (Register 19-1, Register 19-2 and Register 19-3) control the overall operation of the A/D module. This includes enabling the module, configuring the conversion clock and voltage reference sources, selecting the sampling and conversion Triggers, and manually controlling the sample/convert sequences. The AD1CON5 register (Register 19-4) specifically controls features of the Threshold Detect operation, including its function in power-saving modes.

The AD1CHS register (Register 19-5) selects the input channels to be connected to the S/H amplifier. It also allows the choice of input multiplexers and the selection of a reference source for differential sampling.

The AD1CHITH and AD1CHITL registers (Register 19-6 and Register 19-7) are semaphore registers used with Threshold Detect operations. The status of individual bits, or bit pairs in some cases, indicates if a match condition has occurred. AD1CHITL is always implemented, whereas AD1CHITH may not be implemented in devices with 16 or fewer channels.

The AD1CSSH/L registers (Register 19-8 and Register 19-9) select the channels to be included for sequential scanning.

The AD1CTMENH/L registers (Register 19-10 and Register 19-11) select the channel(s) to be used by the CTMU during conversions. Selecting a particular channel allows the A/D Converter to control the CTMU (particularly, its current source) and read its data through that channel. AD1CTMENL is always implemented, whereas AD1CTMENH may not be implemented in devices with 16 or fewer channels.

19.1.2 A/D RESULT BUFFERS

The module incorporates a multi-word, dual port buffer, called ADC1BUFx. Each of the locations is mapped into the data memory space and is separately addressable. The buffer locations are referred to as ADC1BUF0 through ADC1BUFx (x = up to 17).

The A/D result buffers are both readable and writable. When the module is active (AD1CON<15> = 1), the buffers are read-only and store the results of A/D conversions. When the module is inactive (AD1CON<15> = 0), the buffers are both readable and writable. In this state, writing to a buffer location programs a conversion threshold for Threshold Detect operations.

Buffer contents are not cleared when the module is deactivated with the ADON bit (AD1CON1<15>). Conversion results and any programmed threshold values are maintained when ADON is set or cleared.

R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
ADON		ADSIDL		_	MODE12	FORM1	FORM0				
bit 15						1	bit				
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0, HSC	R/C-0, HSC				
SSRC3	SSRC2	SSRC1	SSRC0	—	ASAM	SAMP	DONE				
bit 7							bit				
Legend:		C = Clearable	bit	U = Unimplei	mented bit, read	d as '0'					
R = Readable	e bit	W = Writable	bit	HSC = Hardy	ware Settable/C	learable bit					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown				
bit 15		Operating Mode verter is operat verter is off									
bit 14	Unimplemented: Read as '0'										
bit 13	ADSIDL: A/D Stop in Idle Mode bit										
	 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 										
bit 12-11	Unimplemented: Read as '0'										
bit 10	MODE12: 12-Bit A/D Operation Mode bit										
	1 = 12-bit A/D operation 0 = 10-bit A/D operation										
bit 9-8	FORM<1:0>:	Data Output F	ormat bits (see	e the following	formats)						
	 11 = Fractional result, signed, left justified 10 = Absolute fractional result, unsigned, left justified 01 = Decimal result, signed, right justified 00 = Absolute decimal result, unsigned, right justified 										
bit 7-4	SSRC<3:0>:	Sample Clock	Source Select	bits							
	1111 = Rese	rved									
	•										
	•										
	 1101 = Reserved 1100 = CLC2 event ends sampling and starts conversion 1011 = SCCP4 Compare Event (CCP4IF) ends sampling and starts conversion 1010 = MCCP3 Compare Event (CCP3IF) ends sampling and starts conversion 1001 = MCCP2 Compare Event (CCP2IF) ends sampling and starts conversion 1000 = CLC1 event ends sampling and starts conversion 0111 = Internal counter ends sampling and starts conversion (auto-convert) 0110 = TMR1 Sleep mode Trigger event ends sampling and starts conversion 0101 = TMR1 event ends sampling and starts conversion 0100 = CTMU event ends sampling and starts conversion 0111 = SCCP5 Compare Event (CCP5IF) ends sampling and starts conversion 0011 = MCCP1 Compare Event (CCP1IF) ends sampling and starts conversion 0001 = INT0 event ends sampling and starts conversion 0001 = INT0 event ends sampling and starts conversion 										

REGISTER 19-1: AD1CON1: A/DA/D CONTROL REGISTER 1

Note 1: This version of the TMR1 Trigger allows A/D conversions to be triggered from TMR1 while the device is operating in Sleep mode. The SSRC<3:0> = 0101 option allows conversions to be triggered in Run or Idle modes only.

REGISTER 19-1: AD1CON1: A/DA/D CONTROL REGISTER 1 (CONTINUED)

- bit 3
 Unimplemented: Read as '0'

 bit 2
 ASAM: A/D Sample Auto-Start bit

 1 = Sampling begins immediately after the last conversion; SAMP bit is auto-set

 0 = Sampling begins when the SAMP bit is manually set

 bit 1
 SAMP: A/D Sample Enable bit

 1 = A/D Sample-and-Hold amplifiers are sampling
 0 = A/D Sample-and-Hold amplifiers are holding
- bit 0 DONE: A/D Conversion Status bit
 - 1 = A/D conversion cycle has completed
 - 0 = A/D conversion cycle has not started or is in progress
- **Note 1:** This version of the TMR1 Trigger allows A/D conversions to be triggered from TMR1 while the device is operating in Sleep mode. The SSRC<3:0> = 0101 option allows conversions to be triggered in Run or Idle modes only.

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0	U-0				
PVCFG	1 PVCFG0	NVCFG0	—	BUFREGEN	CSCNA	—					
bit 15						·	bit				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
BUFS ⁽¹) SMPI4	SMPI3	SMPI2	SMPI1	SMPI0	BUFM ⁽¹⁾	ALTS				
oit 7	•	· · · · · · · · · · · · · · · · · · ·		•		• • •	bit				
egend:											
R = Reada	able bit	W = Writable b	bit	U = Unimplem	ented bit, read	d as '0'					
n = Value	at POR	'1' = Bit is set		ʻ0' = Bit is clea	red	x = Bit is unkno	own				
bit 15-14	PVCFG<1:0 > 11 = 4 * Inter 10 = 2 * Inter 01 = Externa 00 = AVDD	rnal VвG ⁽²⁾ rnal VвG ⁽³⁾	r Positive Volt	age Reference C	Configuration I	pits					
bit 13	NVCFG0: A/I 1 = External 0 = AVss		gative Voltage	Reference Cont	figuration bits						
oit 12	Unimplemen	ted: Read as '0	,								
oit 11	BUFREGEN:	BUFREGEN: A/D Buffer Register Enable bit									
	1 = Conversi	 1 = Conversion result is loaded into a buffer location determined by the converted channel 0 = A/D result buffer is treated as a FIFO 									
oit 10	CSCNA: Scan Input Selections for CH0+ S/H Input for MUX A Setting bit										
	1 = Scans in 0 = Does not			·	-						
oit 9-8	Unimplemen	ted: Read as '0	,								
oit 7	BUFS: A/D B	BUFS: A/D Buffer Fill Status bit ⁽¹⁾									
				er; user should ac r; user should ac							
oit 6-2	SMPI<4:0>:	Interrupt Sample	e Rate Select	bits							
				e conversion for e conversion for							
	00000 = Inte	errupts at the co	mpletion of th	e conversion for e conversion for		ample					
bit 1	1 = Starts fill interrupt 0 = Starts fil	(Split Buffer mo	address, ADC de)	1BUF0, on the fi ADC1BUF0, and	•						
oit O	•	ate Input Sampl	a Mode Solar	∿t hit							
<i>//</i> ()	1 = Uses cha		cts for Sample	e A on the first sa	ample and Sa	mple B on the n	ext sample				
Note 1: 2: 3:	This is only applidused when BUFM PIC24FV16KMX Reference setting	/I = 1. XX devices only	. Reference s	etting will not be	within specific						

R/W-0	R-0	r-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ADRC	EXTSAM	r	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0		
bit 15							bit		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0		
bit 7			1				bit		
Legend:		r = Reserved	bit						
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown			
bit 13 bit 12-8	 1 = A/D is still sampling after SAMP = 0 0 = A/D is finished sampling Reserved: Maintain as '0' SAMC<4:0>: Auto-Sample Time Select bits 11111 = 31 TAD 								
	• • • • • • • • • • • • • • • • • • •								
bit 7-0	ADCS<7:0>: A/D Conversion Clock Select bits 11111111-01000000 = Reserved 00111111 = 64 * TCY = TAD •								
	• 00000001 = 00000000 =	2 * TCY = TAD							

REGISTER 19-3: AD1CON3: A/D CONTROL REGISTER 3

R/W-0	R/W-0	R/W-0	R/W-0	r-0	U-0	R/W-0	R/W-0
ASEN ⁽¹⁾	LPEN	CTMREQ	BGREQ	r	—	ASINT1	ASINT0
bit 15							bit 8
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	_	_	WM1	WM0	CM1	CM0
bit 7							bit 0
Legend:		r = Reserved b	bit				
R = Reada	able bit	W = Writable b	oit	U = Unimplem	nented bit, read	as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15	ASEN: A/D A	uto-Scan Enable	e hit(1)				
	1 = Auto-sca						
	0 = Auto-sca	in is disabled					
bit 14	LPEN: A/D L	ow-Power Enabl	e bit				
		to Low-Power me in Full-Power m					
bit 13	CTMREQ: C	TMU Request bit					
		enabled when the not enabled by t		oled and active			
bit 12		nd Gap Request					
		p is enabled whe		nabled and acti	ve		
	•	p is not enabled	by the A/D				
bit 11	Reserved: M						
bit 10	-	ited: Read as '0'			bite.		
bit 9-8		: Auto-Scan (Thr t after a Thresho	,	•		lid compare has	occurred
		t after a valid cor				iu compare nas	occurred
	•	t after a Thresho	•		pleted		
bit 7-4		ted: Read as '0'					
bit 3-2	WM<1:0>: A	D Write Mode bi	ts				
	11 = Reserve						
		mpare only (cor as defined by the				s are generate	d when a valid
		and save (conve			,	mined by the reg	gister bits when
	a match	, as defined by t	he CMx bits, o	ccurs)		-	-
		operation (conve		saved to a locat	ion determined	by the buffer re	gister bits)
bit 1-0		D Compare Mod					
		Window mode (N esponding buffer		curs if the conve	ersion result is o	utside of the win	laow defined by
	10 = Inside V	Vindow mode (va	lid match occu	urs if the conver	sion result is in	side the window	defined by the
		onding buffer pair Than mode (valio	,	if the result is a	reater than the v	alue in the corre	sponding buffer
	register)	-	i match occurs	ii the result is gi			sponding builer
		an mode (valid ma	atch occurs if th	e result is less th	nan the value in t	he corresponding	g buffer register)
Note 1:	When using a	uto-scan with Th	reshold Detect	: (ASEN = 1), de	o not configure	the sample cloc	k source to
	Auto-Convert	mode (SSRC<3:	0> = 7). Any ot	her available S	SRC selection i		
		ock source (SSR					

REGISTER 19-4: AD1CON5: A/D CONTROL REGISTER 5

REGISTER 19-5: AD1CHS: A/D SAMPLE SELECT REGISTER

CH0NB2	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CHUNDZ	CH0NB1	CH0NB0	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA2	CH0NA1	CHONAO	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0
bit 7	CHONAT	OTIONAO	0110074	010043	ONUGAZ	ONOCAT	bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	own
	1.014						lowin
	111 = AN6 ⁽¹⁾ 110 = AN5 ⁽²⁾ 101 = AN4 100 = AN3 011 = AN2 010 = AN1 001 = AN0 000 = AVss						
bit 12-8		• S/H Amplifier	Positive Input	Select for MUX	B Multiplever	Sotting hite	
	11011 = Low 11010 = Inte 11000-11001 10001 = No of 10111 = No of 10110 = No of doe 10101 = Cha 10100 = Cha 10011 = Cha 10010 = Cha 10001 = Cha	ber guardband r ver guardband r rnal Band Gap 1 = Unimpleme channels are co channels are co channels are co s not require th annel 0 positive annel 0 positive annel 0 positive annel 0 positive	rail (0.215 * Vo Reference (VB nted, do not us onnected, all in onnected, all in onnected, all in e correspondir input is AN21 input is AN20 input is AN19 input is AN17(D) G)(3) e puts are floating puts are floating outs are floating g CTMEN22 (A	g (used for CTI (used for CTN	MU) IU temperature	sensor input
	01000 = Cha	annel 0 positive annel 0 positive					

2: This is implemented on 28-pin and 44-pin devices only.

3: The band gap value used for this input is 2x or 4x the internal VBG, which is selected when PVCFG<1:0> = 1x.

REGISTER 19-5: AD1CHS: A/D SAMPLE SELECT REGISTER (CONTINUED)

- bit 7-5 **CH0NA<2:0>:** Sample A Channel 0 Negative Input Select bits The same definitions as for CHONB<2:0>.
- bit 4-0 **CH0SA<4:0>:** Sample A Channel 0 Positive Input Select bits The same definitions as for CHONA<4:0>.
- Note 1: This is implemented on 44-pin devices only.
 - 2: This is implemented on 28-pin and 44-pin devices only.
 - 3: The band gap value used for this input is 2x or 4x the internal VBG, which is selected when PVCFG<1:0> = 1x.

REGISTER 19-6: AD1CHITH: A/D SCAN COMPARE HIT REGISTER (HIGH WORD)⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CHH23	CHH22	CHH21	CHH20 ⁽²⁾	CHH19 ⁽²⁾	CHH18	CHH17	CHH16
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'.

bit 7-0 CHH<23:16>: A/D Compare Hit bits⁽²⁾

If CM<1:0> = 11:

1 = A/D Result Buffer x has been written with data or a match has occurred

0 = A/D Result Buffer x has not been written with data

For All Other Values of CM<1:0>:

- 1 = A match has occurred on A/D Result Channel x
- 0 = No match has occurred on A/D Result Channel x

Note 1: Unimplemented channels are read as '0'.

2: The CHH<20:19> bits are not implemented in 20-pin devices.

REGISTER 19-7: AD1CHITL: A/D SCAN COMPARE HIT REGISTER (LOW WORD)⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CHH15	CHH14	CHH13	CHH12	CHH11	CHH10	CHH9	CHH8 ^(2,3)	
bit 15	•						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CHH7 ^(2,3)	CHH6 ^(2,3)	CHH5 ⁽²⁾	CHH4	CHH3	CHH2	CHH1	CHH0	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable b	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown		
bit 15-0	CHH<15:0>:	A/D Compare H	lit bits ^(2,3)					
	<u>If CM<1:0> =</u>	<u>11:</u>						

1 = A/D Result Buffer x has been written with data or a match has occurred

0 = A/D Result Buffer x has not been written with data

For All Other Values of CM<1:0>:

1 = A match has occurred on A/D Result Channel x

0 = No match has occurred on A/D Result Channel x

Note 1: Unimplemented channels are read as '0'.

2: The CHH<8:5> bits are not implemented in 20-pin devices.

3: The CHH<8:6> bits are not implemented in 28-pin devices.

REGISTER 19-8:	AD1CSSH: A/D INPUT SCAN SELECT REGISTER (HIGH WORD) ⁽¹⁾	

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
—	CSS30	CSS29	CSS28	CSS27	CSS26	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS23	CSS22	CSS21	CSS20 ⁽²⁾	CSS19 ⁽²⁾	CSS18	CSS17	CSS16
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
--------	----------------------------

- bit 14-10CSS<30:26>: A/D Input Scan Selection bits1 = Includes the corresponding channel for input scan0 = Skips the channel for input scanbit 9-8Unimplemented: Read as '0'bit 7-0CSS<23:16>: A/D Input Scan Selection bits⁽²⁾1 = Includes the corresponding channel for input scan0 = Skips the channel for input scan
- **Note 1:** Unimplemented channels are read as '0'. Do not select unimplemented channels for sampling as indeterminate results may be produced.
 - 2: The CSS<20:19> bits are not implemented in 20-pin devices.

REGISTER 19-9: AD1CSSL: A/D INPUT SCAN SELECT REGISTER (LOW WORD)⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8 ^(2,3)
•				•		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS6 ^(2,3)	CSS5 ⁽²⁾	CSS4	CSS3	CSS2	CSS1	CSS0
•		•	•	•		bit C
	CSS14 R/W-0	CSS14 CSS13 R/W-0 R/W-0	CSS14 CSS13 CSS12 R/W-0 R/W-0 R/W-0	CSS14 CSS13 CSS12 CSS11 R/W-0 R/W-0 R/W-0 R/W-0	CSS14 CSS13 CSS12 CSS11 CSS10 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0	CSS14 CSS13 CSS12 CSS11 CSS10 CSS9 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CSS<15:0>: A/D Input Scan Selection bits^(2,3)

1 = Includes the corresponding ANx input for scan

- 0 = Skips the channel for input scan
- **Note 1:** Unimplemented channels are read as '0'. Do not select unimplemented channels for sampling as indeterminate results may be produced.
 - 2: The CSS<8:5> bits are not implemented in 20-pin devices.
 - 3: The CSS<8:6> bits are not implemented in 28-pin devices.

REGISTER 19-10: AD1CTMENH: CTMU ENABLE REGISTER (HIGH WORD)⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CTMEN23	CTMEN22	CTMEN21	CTMEN20 ⁽²⁾	CTMEN19 ⁽²⁾	CTMEN18	CTMEN17	CTMEN16
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'.

bit 7-0 CTMEN<23:16>: CTMU Enabled During Conversion bits⁽²⁾ 1 = CTMU is enabled and connected to the selected channel during conversion 0 = CTMU is not connected to this channel

- **Note 1:** Unimplemented channels are read as '0'.
 - **2:** The CTMEN<20:19> bits are not implemented in 20-pin devices.

REGISTER 19-11: AD1CTMENL: CTMU ENABLE REGISTER (LOW WORD)⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CTMEN15	CTMEN14	CTMEN13	CTMEN12	CTMEN11	CTMEN10	CTMEN9	CTMEN8 ^(2,3)
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CTMEN7 ^(2,3)	CTMEN6 ^(2,3)	CTMEN5 ⁽²⁾	CTMEN4	CTMEN3	CTMEN2	CTMEN1	CTMEN0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CTMEN<15:0>: CTMU Enabled During Conversion bits^(2,3)

1 = CTMU is enabled and connected to the selected channel during conversion

0 = CTMU is not connected to this channel

- Note 1: Unimplemented channels are read as '0'.
 - 2: The CTMEN<8:5> bits are not implemented in 20-pin devices.
 - **3:** The CTMEN<8:6> bits are not implemented in 28-pin devices.

19.2 A/D Sampling Requirements

The analog input model of the 12-bit A/D Converter is shown in Figure 19-2. The total sampling time for the A/D is a function of the holding capacitor charge time.

For the A/D Converter to meet its specified accuracy, the Charge Holding Capacitor (CHOLD) must be allowed to fully charge to the voltage level on the analog input pin. The Source Impedance (Rs), the Interconnect Impedance (RIC) and the Internal Sampling Switch Impedance (Rss) combine to directly affect the time required to charge CHOLD. The combined impedance of the analog sources must, therefore, be small enough to fully charge the holding capacitor within the chosen sample time. To minimize the effects of pin leakage currents on the accuracy of the A/D Converter, the maximum recommended source impedance, Rs, is $2.5 \text{ k}\Omega$. After the analog input channel is selected (changed), this sampling function

must be completed prior to starting the conversion. The internal holding capacitor will be in a discharged state prior to each sample operation.

At least 1 TAD time period should be allowed between conversions for the sample time. For more details, see **Section 27.0 "Electrical Characteristics**".

EQUATION 19-1: A/D CONVERSION CLOCK PERIOD

$$T_{AD} = T_{CY} (ADCS + 1)$$

$$ADCS = \frac{TAD}{TCY} - 1$$

Note: Based on TCY = 2/FOSC; Doze mode and PLL are disabled.




FIGURE 19-2: 12-BIT A/D CONVERTER ANALOG INPUT MODEL

19.3 Transfer Function

The transfer functions of the A/D Converter in 12-bit resolution are shown in Figure 19-3. The difference of the input voltages (VINH – VINL) is compared to the reference ((VR+) – (VR-)).

- The first code transition occurs when the input voltage is ((VR+) (VR-))/4096 or 1.0 LSb.
- The '0000 0000 0001' code is centered at VR- + (1.5 * ((VR+) (VR-))/4096).

- The '0010 0000 0000' code is centered at VREFL + (2048.5 * ((VR+) – (VR-))/4096).
- An input voltage less than
 VR- + (((VR-) (VR-))/4096) converts as
 '0000 0000 0000'.
- An input voltage greater than (VR-) + (4095 ((VR+) – (VR-))/4096) converts as '1111 1111 1111'.




FIGURE 19-3: 12-BIT A/D TRANSFER FUNCTION

19.4 Buffer Data Formats

The A/D conversions are fully differential 12-bit values when MODE12 = 1 (AD1CON1<10>) and 10-bit values when MODE12 = 0. When absolute fractional or absolute integer formats are used, the results are 12 or 10 bits wide, respectively. When signed decimal formatting is used, the conversion also includes a Sign bit, making 12-bit conversions 13 bits wide and 10-bit conversions 11 bits wide. The signed decimal format yields 12-bit and 10-bit values, respectively. The Sign bit (bit 12 or bit 10) is sign-extended to fill the buffer. The FORM<1:0> bits (AD1CON1<9:8>) select the format. Figure 19-4 and Figure 19-5 show the data output formats that can be selected. Table 19-1 through Table 19-4 show the numerical equivalents for the various conversion result codes.

FIGURE 19-4: A/D OUTPUT DATA FORMATS (12-BIT)

RAM Contents:					d11	d10	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
Read to Bus:																
Integer	0	0	0	0	d11	d10	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
					r										r	1
Signed Integer	s0	s0	s0	s0	d11	d10	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
Fractional (1.15)	d11	d10	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00	0	0	0	0
Signed Fractional (1.15)	s0	d11	d10	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00	0	0	0

TABLE 19-1:NUMERICAL EQUIVALENTS OF VARIOUS RESULT CODES:
12-BIT INTEGER FORMATS

VIN/VREF	12-Bit Differential Output Code (13-bit result)	16-Bit Integer Format/ Equivalent Decimal Value	16-Bit Signed Integer Forr Equivalent Decimal Valu		
+4095/4096	0 1111 1111 1111	0000 1111 1111 1111	+4095	0000 1111 1111 1111	+4095
+4094/4096	0 1111 1111 1110	0000 1111 1111 1110	+4094	0000 1111 1111 1110	+4094
		• • •			
+1/4096	0 1000 0000 0001	0000 0000 0000 0001	+1	0000 0000 0000 0001	+1
0/4096	0 0000 0000 0000	0000 0000 0000 0000	0	0000 0000 0000 0000	0
-1/4096	1 0111 1111 1111	0000 0000 0000 0000	0	1111 1111 1111 1111	-1
		• • •			
-4095/4096	1 0000 0000 0001	0000 0000 0000 0000	0	1111 0000 0000 0001	-4095
-4096/4096	1 0000 0000 0000	0000 0000 0000 0000	0	1111 0000 0000 0000	-4096

TABLE 19-2:NUMERICAL EQUIVALENTS OF VARIOUS RESULT CODES:
12-BIT FRACTIONAL FORMATS

VIN/VREF	12-Bit Output Code	16-Bit Fractional Format Equivalent Decimal Value		16-Bit Signed Fractional Fo Equivalent Decimal Val	
+4095/4096	0 1111 1111 1111	1111 1111 1111 0000	0.999	0111 1111 1111 1000	0.999
+4094/4096	0 1111 1111 1110	1111 1111 1110 0000	0.998	0111 1111 1110 1000	0.998
		• • •			
+1/4096	0 0000 0000 0001	0000 0000 0001 0000	0.001	0000 0000 0000 1000	0.001
0/4096	0 0000 0000 0000	0000 0000 0000 0000	0.000	0000 0000 0000 0000	0.000
-1/4096	1 0111 1111 1111	0000 0000 0000 0000	0.000	1111 1111 1111 1000	-0.001
		•••			
-4095/4096	1 0000 0000 0001	0000 0000 0000 0000	0.000	1000 0000 0000 1000	-0.999
-4096/4096	1 0000 0000 0000	0000 0000 0000 0000	0.000	1000 0000 0000 0000	-1.000

FIGURE 19-5: A/D OUTPUT DATA FORMATS (10-BIT)

RAM Contents:							d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
Read to Bus:																I
Integer	0	0	0	0	0	0	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
Signed Integer	s0	s0	s0	s0	s0	s0	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
Fractional (1.15)	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00	0	0	0	0	0	0
Signed Fractional (1.15)	s0	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00	0	0	0	0	0
	L	I						1	I							

TABLE 19-3:NUMERICAL EQUIVALENTS OF VARIOUS RESULT CODES:
10-BIT INTEGER FORMATS

VIN/VREF	10-Bit Differential Output Code (11-bit result)	16-Bit Integer Format/ Equivalent Decimal Value		16-Bit Signed Integer Forn Equivalent Decimal Valu	
+1023/1024	011 1111 1111	0000 0011 1111 1111	1023	0000 0001 1111 1111	1023
+1022/1024	011 1111 1110	0000 0011 1111 1110	1022	0000 0001 1111 1110	1022
		•••			
+1/1024	000 0000 0001	0000 0000 0000 0001	1	0000 0000 0000 0001	1
0/1024	000 0000 0000	0000 0000 0000 0000	0	0000 0000 0000 0000	0
-1/1024	101 1111 1111	0000 0000 0000 0000	0	1111 1111 1111 1111	-1
		•••			
-1023/1024	100 0000 0001	0000 0000 0000 0000	0	1111 1110 0000 0001	-1023
-1024/1024	100 0000 0000	0000 0000 0000 0000	0	1111 1110 0000 0000	-1024

TABLE 19-4:	NUMERICAL EQUIVALENTS OF VARIOUS RESULT CODES:
	10-BIT FRACTIONAL FORMATS

VIN/VREF	10-Bit Differential Output Code (11-bit result)	16-Bit Fractional Format/ Equivalent Decimal Value		16-Bit Signed Fractional Format/ Equivalent Decimal Value		
+1023/1024	011 1111 1111	1111 1111 1100 0000	0.999	0111 1111 1110 0000	0.999	
+1022/1024	011 1111 1110	1111 1111 1000 0000	0.998	0111 1111 1000 0000	0.998	
+1/1024	000 0000 0001	0000 0000 0100 0000	0.001	0000 0000 0010 0000	0.001	
0/1024	000 0000 0000	0000 0000 0000 0000	0.000	0000 0000 0000 0000	0.000	
-1/1024	101 1111 1111	0000 0000 0000 0000	0.000	1111 1111 1110 0000	-0.001	
		•••				
-1023/1024	100 0000 0001	0000 0000 0000 0000	0.000	1000 0000 0010 0000	-0.999	
-1024/1024	100 0000 0000	0000 0000 0000 0000	0.000	1000 0000 0000 0000	-1.000	

NOTES:

20.0 8-BIT DIGITAL-TO-ANALOG CONVERTER (DAC)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*. Device-specific information in this data sheet supersedes the information in the *"PIC24F Family Reference Manual"*.

PIC24FV16KM204 family devices include two 8-bit Digital-to-Analog Converters (DACs) for generating analog outputs from digital data. A simplified block diagram for a single DAC is shown in Figure 20-1. Both of the DACs are identical. The DAC generates an analog output voltage based on the digital input code, according to the formula:

 $V \text{DAC} = \frac{V \text{DACREF} \times \text{DACxDAT}}{256}$


where *V*DAC is the analog output voltage and *V*DACREF is the reference voltage selected by DACREF<1:0>.

Each DAC includes these features:

- Precision 8-bit resistor ladder for high accuracy
- Fast settling time, supporting 1 Msps effective sampling rates
- Buffered output voltage
- Three user-selectable voltage reference options
- Multiple conversion Trigger options, plus a manual convert-on-write option
- · Left and right justified input data options
- · User-selectable Sleep and Idle mode operation

When using the DAC, it is recommended to set the ANSx and TRISx bits for the DACx output pin to configure it as an analog output. See **Section 11.2 "Configuring Analog Port Pins"** for more information.

FIGURE 20-1: SINGLE DACX SIMPLIFIED BLOCK DIAGRAM



R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
DACEN	—	DACSIDL	DACSLP	DACFM	—	SRDIS	DACTRIG
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DACOE	DACTSEL4	DACTSEL3	DACTSEL2	DACTSEL1	DACTSEL0	DACREF1	DACREF0
bit 7							bit C
Legend:							
R = Readable	e bit	W = Writable	oit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15	DACEN: DAC	Cx Enable bit					
	1 = Module is						
	0 = Module is						
bit 14	-	ted: Read as 'o					
bit 13		ACx Stop in Idle					
		ues module op			lle mode		
bit 12		Cx Enable Per					
		ntinues to outp		•	ACxDAT during	Sleep mode	
		powered down			Ų		nd LATx bits
bit 11	DACFM: DAC	Cx Data Format	Select bit				
		ft justified (data ght justified (dat					
bit 10	Unimplemen	ted: Read as ')'				
bit 9	SRDIS: Soft F	Reset Disable b	it				
		N and DACxD				:	
bit 8	DACTRIG: D	ACx Trigger Inp	out Enable bit				
		utput value upo utput value upo					ed)
bit 7	DACOE: DAG	Cx Output Enab	le bit				
		put pin is enab		on the DACxO	UT pin		
		put pin is disab				her peripherals	only
Note 1: B	GBUF1 voltage	is configured b	y BUFREF<1:()> (BUFCON0·	<1:0>).		
	0	0	-	•	,		

REGISTER 20-1: DACxCON: DACx CONTROL REGISTER

REGISTER 20-1: DACxCON: DACx CONTROL REGISTER (CONTINUED)

- bit 6-2 DACTSEL<4:0>: DACx Trigger Source Select bits
 - 11101-11111 = Unused 11100 = CTMU 11011 = A/D 11010 = Comparator 3 11001 = Comparator 2 11000 = Comparator 1 10011 to 10111 = Unused 10010 = CLC2 output 10001 = CLC1 output 01100 to 10000 = Unused 01011 = Timer1 Sync output 01010 = External Interrupt 2 01001 = External Interrupt 1 01000 = External Interrupt 0 0011x = Unused 00101 = MCCP5 or SCCP5 Sync output 00100 = MCCP4 or SCCP4 Sync output 00011 = MCCP3 or SCCP3 Sync output 00010 = MCCP2 or SCCP2 Sync output 00001 = MCCP1 or SCCP1 Sync output 00000 = Unused DACREF<1:0>: DACx Reference Source Select bits 11 = Internal Band Gap Buffer 1 (BGBUF1)⁽¹⁾
 - 10 = AVDD

bit 1-0

- 01 = DVREF+
- 00 = Reference is not connected (lowest power but no DAC functionality)
- **Note 1:** BGBUF1 voltage is configured by BUFREF<1:0> (BUFCON0<1:0>).

REGISTER 20-2: BUFCON0: INTERNAL VOLTAGE REFERENCE CONTROL REGISTER 0

	_	_	_	_		U-0	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-1
_	—	—	—	—		BUFREF1	BUFREF0
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2 Unimplemented: Read as '0'

- bit 1-0 BUFREF<1:0>: Internal Voltage Reference Select bits
 - 11 = Reference output is set at 4 * BGBUF1⁽¹⁾
 - 10 = Reference output is set at 2 * BGBUF1⁽²⁾
 - 01 = Reference output is set at BGBUF1
 - 00 = Reserved, do not use
- **Note 1:** Available only on PIC24FV16KMXXX devices. The reference may not be within specifications for VDD below specified levels; see Table 27-15 for minimum VDD limits.
 - 2: The reference may not be within specifications for VDD below specified levels; see Table 27-15 for minimum VDD limits.

21.0 DUAL OPERATIONAL AMPLIFIER MODULE


Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, *"Operational Amplifier (Op Amp)"* (DS30505). Device-specific information in this data sheet supersedes the information in the *"PIC24F Family Reference Manual"*.

PIC24FV16KM204 family devices include two operational amplifiers to complement the microcontroller's other analog features. They may be used to provide analog signal conditioning, either as stand-alone devices or in addition to other analog peripherals. The two op amps are functionally identical; the block diagram for a single amplifier is shown in Figure 21-1. Each op amp has these features:

- · Internal unity-gain buffer option
- Multiple input options each on the inverting and non-inverting amplifier inputs
- Rail-to-rail input and output capabilities
- User-selectable option for regular or low-power operation
- User-selectable operation in Idle and Sleep modes

When using the op amps, it is recommended to set the ANSx and TRISx bits of both the input and output pins to configure them as analog pins. See Section 11.2 "Configuring Analog Port Pins" for more information.





R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
AMPEN		AMPSIDL	AMPSLP				
bit 15			•				bit 8
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SPDSEL	—	NINSEL2	NINSEL1	NINSEL0	PINSEL2	PINSEL1	PINSEL0
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
							-
bit 15	AMPEN: Op	Amp x Control	Module Enable	e bit			
	1 = Module						
	0 = Module						
bit 14	-	nted: Read as '					
bit 13		Dp Amp x Periph					
		nues module op es module opera			le mode		
bit 12		p Amp x Periph			it		
		es module opera		-			
		nues module op			pinouo		
bit 11-8	Unimpleme	nted: Read as '	כי				
bit 7	SPDSEL: Op	p Amp x Power/	Speed Select b	bit			
	• •	ower and band	•	• •			
bit 6	-	ower and bandw	-	sponse (me)			
bit 5-3	-	nted: Read as '		oot hito			
DIL D-D		I>: Negative Op rved; do not use		eci biis			
		rved; do not use					
		np negative inpu		to the op amp	output (voltage	e follower)	
		rved; do not use					
		rved; do not use np negative inpu		to the OAVING	nin		
		np negative inpl					
		np negative inpu					
bit 2-0	PINSEL<2:0	>: Positive Op /	Amp Input Sele	ect bits			
	-	np positive inpu		to the output of	the A/D input i	multiplexer	
		rved; do not use		to the DAC1 of	tout for OA1 /		
		np positive inpu rved; do not use					i (JAZ)
		rved; do not use					
		np positive inpu					
	•	np positive inpu			pin		
	000 = Op an	np positive inpu	i is connected	IU AVSS			
Note 1: The	nis register is a	vailable only on	PIC24F(V)16	KM2XX devices			

REGISTER 21-1: AMPxCON: OP AMP x CONTROL REGISTER⁽¹⁾

22.0 COMPARATOR MODULE


Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Comparator module, refer to the "PIC24F Family Reference Manual", "Scalable Comparator Module" (DS39734).


The comparator module provides three dual input comparators. The inputs to the comparator can be configured to use any one of four external analog inputs, as well as a voltage reference input from either the Internal Band Gap Buffer 1 (BGBUF1) or the comparator voltage reference generator. The comparator outputs may be directly connected to the CxOUT pins. When the respective COE bit equals '1', the I/O pad logic makes the unsynchronized output of the comparator available on the pin.

A simplified block diagram of the module is shown in Figure 22-1. Diagrams of the possible individual comparator configurations are shown in Figure 22-2.

Each comparator has its own control register, CMxCON (Register 22-1), for enabling and configuring its operation. The output and event status of all three comparators is provided in the CMSTAT register (Register 22-2).

FIGURE 22-1: COMPARATOR x MODULE BLOCK DIAGRAM





REGISTER 22-1: CMxCON: COMPARATOR x CONTROL REGISTERS

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R-0
CON	COE	CPOL	CLPWR	—	—	CEVT	COUT
bit 15							bit 8
R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
EVPOL1 ⁽²⁾	EVPOL0 ⁽²⁾	_	CREF1	CREF0		CCH1	ССНО
bit 7			0.121.1				bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
bit 15	CON: Compa	rator x Enable	bit				
		tor is enabled					
	•	tor is disabled					
bit 14	•	rator x Output					
		ntor output is pr ntor output is int		xout pin			
bit 13	•	arator x Output	-	rt bit			
		itor output is in					
	0 = Compara	itor output is no	ot inverted				
bit 12	CLPWR: Con	nparator x Low	-Power Mode	Select bit			
	•	tor operates in					
	-	tor does not op		ower mode			
bit 11-10	-	ted: Read as '					
bit 9	•	arator x Event I		(1:0> baa aaau	Irred; subseque	nt Triggoro on	d intorrunto oro
		until the bit is c	•	<1.0~, has occu	ineu, subseque	and mygers and	a interrupts are
	0 = Compara	tor event has r	ot occurred				
bit 8	COUT: Comp	arator x Output	t bit				
	When CPOL						
	1 = VIN + > VI $0 = VIN + < VI$						
	When CPOL						
	1 = VIN + < VI						
	0 = VIN + > VI						
bit 7-6				rity Select bits ⁽²			
		•	•		f the comparate	• •	
					w transition of t h transition of t		
		event/interrupt	-	-			
bit 5	Unimplemen	ted: Read as '	D'				
bit 4-3	CREF<1:0>:	Comparator x I	Reference Sele	ect bits (non-inv	erting input)		
		erting input con					
		erting input con		AC1 output ternal CVREF vo	oltage		
		erting input con			Jildyc		
Note 1: B	GBUF1 voltage	is configured b	y BUFREF1<1	:0> (BUFCON)<1:0>).		
•					· · · · · · · · · · · · · · · · · · ·		

2: If the EVPOL<1:0> bits are set to a value other than '00', the first interrupt generated will occur on any transition of COUT. Subsequent interrupts will occur based on the EVPOLx bits setting.

REGISTER 22-1: CMxCON: COMPARATOR x CONTROL REGISTERS (CONTINUED)

- bit 2 Unimplemented: Read as '0'
- bit 1-0 **CCH<1:0>:** Comparator x Channel Select bits
 - 11 = Inverting input of the comparator connects to BGBUF1⁽¹⁾
 - 10 = Inverting input of the comparator connects to the CxIND pin
 - 01 = Inverting input of the comparator connects to the CxINC pin
 - 00 = Inverting input of the comparator connects to the CxINB pin
- **Note 1:** BGBUF1 voltage is configured by BUFREF1<1:0> (BUFCON0<1:0>).
 - 2: If the EVPOL<1:0> bits are set to a value other than '00', the first interrupt generated will occur on any transition of COUT. Subsequent interrupts will occur based on the EVPOLx bits setting.

REGISTER 22-2: CMSTAT: COMPARATOR MODULE STATUS REGISTER

R/W-0	U-0	U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
CMIDL	—	—	—	—	C3EVT ⁽¹⁾	C2EVT ⁽¹⁾	C1EVT
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
—	—	—	—	—	C3OUT ⁽¹⁾	C2OUT ⁽¹⁾	C1OUT
bit 7							bit 0

Legend:	HSC = Hardware Settable/C	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15	CMIDL: Comparator x Stop in Idle Mode bit
	 1 = Comparator interrupts are disabled in Idle mode; enabled comparators remain operational 0 = Continues operation of all enabled comparators in Idle mode
bit 14-11	Unimplemented: Read as '0'
bit 10	C3EVT: Comparator 3 Event Status bit (read-only) ⁽¹⁾
	Shows the current event status of Comparator 3 (CM3CON<9>).
bit 9	C2EVT: Comparator 2 Event Status bit (read-only) ⁽¹⁾
	Shows the current event status of Comparator 2 (CM2CON<9>).
bit 8	C1EVT: Comparator 1 Event Status bit (read-only)
	Shows the current event status of Comparator 1 (CM1CON<9>).
bit 7-3	Unimplemented: Read as '0'
bit 2	C3OUT: Comparator 3 Output Status bit (read-only) ⁽¹⁾
	Shows the current output of Comparator 3 (CM3CON<8>).
bit 1	C2OUT: Comparator 2 Output Status bit (read-only) ⁽¹⁾
	Shows the current output of Comparator 2 (CM2CON<8>).
bit 0	C1OUT: Comparator 1 Output Status bit (read-only)
	Shows the current output of Comparator 1 (CM1CON<8>).
Note 1:	Comparator 2 and Comparator 3 are only available on PIC24F(V)16KM2XX devices.

23.0 COMPARATOR VOLTAGE REFERENCE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Comparator Voltage Reference, refer to the "PIC24F Family Reference Manual", "Comparator Voltage Reference Module" (DS39709).


23.1 Configuring the Comparator Voltage Reference

The comparator voltage reference module is controlled through the CVRCON register (Register 23-1). The comparator voltage reference provides a range of output voltages with 32 distinct levels.

The comparator voltage reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<5>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.





REGISTER 23-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_		—	_	—	_	_
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE	CVRSS	CVR4	CVR3	CVR2	CVR1	CVR0
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7 bit 6	1 = CVREF ci 0 = CVREF ci	nparator Voltage rcuit is poweree rcuit is poweree nparator VREF 0	d on d down				
bit o	1 = CVREF VC	oltage level is o	utput on the C		oin		
bit 5	CVRSS: Comparator VREF Source Selection bit 1 = Comparator reference source, CVRSRC = VREF+ – VREF- 0 = Comparator reference source, CVRSRC = AVDD – AVSS						
bit 4-0	<u>When CVRSS</u> CVREF = (VRE <u>When CVRSS</u>	<u>S = 1:</u> :F-) + (CVR<4:()>/32) • (VREF	,	:0> ≤ 31 bits		

24.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Charge Time Measurement Unit, refer to the "PIC24F Family Reference Manual", "Charge Time Measurement Unit (CTMU) with Threshold Detect" (DS39743).

The Charge Time Measurement Unit (CTMU) is a flexible analog module that provides charge measurement, accurate differential time measurement between pulse sources and asynchronous pulse generation. Its key features include:

- Thirteen external edge input Trigger sources
- · Polarity control for each edge source
- · Control of edge sequence
- Control of response to edge levels or edge transitions
- · Time measurement resolution of one nanosecond
- Accurate current source suitable for capacitive measurement

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses that are independent of the system clock. The CTMU module is ideal for interfacing with capacitive-based touch sensors.

The CTMU is controlled through three registers: CTMUCON1, CTMUCON2 and CTMUICON. CTMUCON1 enables the module and controls the mode of operation of the CTMU, as well as controlling edge sequencing. CTMUCON2 controls edge source selection and edge source polarity selection. The CTMUICON register selects the current range of current source and trims the current.

24.1 Measuring Capacitance

The CTMU module measures capacitance by generating an output pulse, with a width equal to the time between edge events, on two separate input channels. The pulse edge events to both input channels can be selected from several internal peripheral modules (OC1, Timer1, any input capture or comparator module) and up to 13 external pins (CTED1 through CTED13). This pulse is used with the module's precision current source to calculate capacitance according to the relationship:


EQUATION 24-1:

$$I = C \cdot \frac{dV}{dT}$$

For capacitance measurements, the A/D Converter samples an External Capacitor (CAPP) on one of its input channels after the CTMU output's pulse. A Precision Resistor (RPR) provides current source calibration on a second A/D channel. After the pulse ends, the converter determines the voltage on the capacitor. The actual calculation of capacitance is performed in software by the application.

Figure 24-1 illustrates the external connections used for capacitance measurements, and how the CTMU and A/D modules are related in this application. This example also shows the edge events coming from Timer1, but other configurations using external edge sources are possible. A detailed discussion on measuring capacitance and time with the CTMU module is provided in the "*PIC24F Family Reference Manual*".


FIGURE 24-1: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR CAPACITANCE MEASUREMENT



24.2 Measuring Time

Time measurements on the pulse width can be similarly performed using the A/D module's Internal Capacitor (CAD) and a precision resistor for current calibration. Figure 24-2 displays the external connections used for time measurements, and how the CTMU and A/D modules are related in this application. This example also shows both edge events coming from the external CTEDx pins, but other configurations using internal edge sources are possible.

FIGURE 24-2: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT



24.3 Pulse Generation and Delay


The CTMU module can also generate an output pulse with edges that are not synchronous with the device's system clock. More specifically, it can generate a pulse with a programmable delay from an edge event input to the module.

When the module is configured for pulse generation delay by setting the TGEN bit (CTMUCON1L<12>), the internal current source is connected to the B input of Comparator 2. A Capacitor (CDELAY) is connected to the Comparator 2 pin, C2INB, and the Comparator Voltage Reference, CVREF, is connected to C2INA. CVREF is then configured for a specific trip point. The module begins to charge CDELAY when an edge event is detected. While CVREF is greater than the voltage on CDELAY, the CTPLS pin is high.

When the voltage on CDELAY equals CVREF, CTPLS goes low. With Comparator 2 configured as the second edge, this stops the CTMU from charging. In this state event, the CTMU automatically connects to ground. The IDISSEN bit doesn't need to be set and cleared before the next CTPLS cycle.

Figure 24-3 illustrates the external connections for pulse generation, as well as the relationship of the different analog modules required. While CTED1 is shown as the input pulse source, other options are available. A detailed discussion on pulse generation with the CTMU module is provided in the "*PIC24F Family Reference Manual*".

FIGURE 24-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION



R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CTMUEN		CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0		
bit 7							bit (
Legend:									
R = Readable	e bit	W = Writable b	bit	U = Unimpler	mented bit, read	as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own		
bit 15	CTMUEN: C	TMU Enable bit							
	1 = Module								
	0 = Module		,						
bit 14	-	nted: Read as '0							
bit 13	CTMUSIDL: CTMU Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode								
		es module opera							
bit 12	TGEN: Time Generation Enable bit								
	1 = Enables edge delay generation								
	0 = Disables	s edge delay ger	eration						
bit 11	EDGEN: Edge Enable bit								
	1 = Edges a 0 = Edges a	re not blocked re blocked							
bit 10	EDGSEQEN: Edge Sequence Enable bit								
		event must occu e sequence is ne		2 event can o	ccur				
bit 9	IDISSEN: Ar	nalog Current So	urce Control I	oit					
		current source of current source of							
bit 8	CTTRIG: CT	MU Trigger Con	trol bit						
	00	output is enabled output is disable							
bit 7-2	ITRIM<5:0>:	Current Source	Trim bits						
	011111 = M 011110	aximum positive	change from	nominal currer	nt				
	•								
	•								
	000000 = N	inimum positive ominal current or inimum negative	utput specified	d by IRNG<1:0	>				
	•								
	•								
	• 100010								
		aximum negative							

REGISTER 24-1: CTMUCON1L: CTMU CONTROL 1 LOW REGISTER

REGISTER 24-1: CTMUCON1L: CTMU CONTROL 1 LOW REGISTER (CONTINUED)

- bit 1-0 IRNG<1:0>: Current Source Range Select bits
 - 11 = 100 × Base Current
 - 10 = 10 × Base Current
 - 01 = Base Current Level (0.55 μA nominal)
 - 00 = 1000 × Base Current

CTMUCON1H: CTMU CONTROL 1 HIGH REGISTER

REGISTER 24-2:

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 EDG1SEL3 EDG1MOD EDG1POL EDG1SEL2 EDG1SEL1 EDG1SEL0 EDG2STAT EDG1STAT bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 U-0 EDG2MOD EDG2POL EDG2SEL3 EDG2SEL2 EDG2SEL1 EDG2SEL0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' '0' = Bit is cleared -n = Value at POR '1' = Bit is set x = Bit is unknown bit 15 EDG1MOD: Edge 1 Edge-Sensitive Select bit 1 = Input is edge-sensitive 0 = Input is level-sensitive bit 14 EDG1POL: Edge 1 Polarity Select bit 1 = Edge 1 is programmed for a positive edge response 0 = Edge 1 is programmed for a negative edge response bit 13-10 EDG1SEL<3:0>: Edge 1 Source Select bits 1111 = Edge 1 source is the Comparator 3 output 1110 = Edge 1 source is the Comparator 2 output 1101 = Edge 1 source is the Comparator 1 output 1100 = Edge 1 source is CLC2 1011 = Edge 1 source is CLC1 1010 = Edge 1 source is the MCCP2 Compare Event (CCP2IF) 1001 = Edge 1 source is CTED8⁽¹⁾ 1000 = Edge 1 source is CTED7⁽¹⁾ 0111 = Edge 1 source is CTED6 0110 = Edge 1 source is CTED5 0101 = Edge 1 source is CTED4 0100 = Edge 1 source is CTED3⁽²⁾ 0011 = Edge 1 source is CTED1 0010 = Edge 1 source is CTED2 0001 = Edge 1 source is the MCCP1 Compare Event (CCP1IF) 0000 = Edge 1 source is Timer1 bit 9 EDG2STAT: Edge 2 Status bit Indicates the status of Edge 2 and can be written to control the current source. 1 = Edge 2 has occurred 0 = Edge 2 has not occurred bit 8 EDG1STAT: Edge 1 Status bit Indicates the status of Edge 1 and can be written to control the current source. 1 = Edge 1 has occurred 0 = Edge 1 has not occurred bit 7 EDG2MOD: Edge 2 Edge-Sensitive Select bit 1 = Input is edge-sensitive 0 = Input is level-sensitive Edge sources, CTED7 and CTED8, are not available on 28-pin and 20-pin devices. Note 1:

2: Edge sources, CTED3, CTED9 and CTED11, are not available on 20-pin devices.

REGISTER 24-2: CTMUCON1H: CTMU CONTROL 1 HIGH REGISTER (CONTINUED)

- bit 6 EDG2POL: Edge 2 Polarity Select bit 1 = Edge 2 is programmed for a positive edge 0 = Edge 2 is programmed for a negative edge bit 5-2 EDG2SEL<3:0>: Edge 2 Source Select bits 1111 = Edge 2 source is the Comparator 3 output 1110 = Edge 2 source is the Comparator 2 output 1101 = Edge 2 source is the Comparator 1 output 1100 = Unimplemented; do not use 1011 = Edge 2 source is CLC1 1010 = Edge 2 source is the MCCP2 Compare Event (CCP2IF) 1001 = Unimplemented; do not use 1000 = Edge 2 source is CTED13 0111 = Edge 2 source is CTED12 0110 = Edge 2 source is CTED11⁽²⁾ 0101 = Edge 2 source is CTED10 0100 = Edge 2 source is CTED9⁽²⁾ 0011 = Edge 2 source is CTED1 0010 = Edge 2 source is CTED2 0001 = Edge 2 source is the MCCP1 Compare Event (CCP1IF) 0000 = Edge 2 source is Timer1
- bit 1-0 Unimplemented: Read as '0'
- Note 1: Edge sources, CTED7 and CTED8, are not available on 28-pin and 20-pin devices.
 - 2: Edge sources, CTED3, CTED9 and CTED11, are not available on 20-pin devices.

REGISTER 24-3: CTMUCON2L: CTMU CONTROL 2 LOW REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—		_	_	—	—	—	
bit 15					•	•	bit 8	
U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	
_	_	—	IRSTEN	—	DISCHS2	DISCHS1	DISCHS0	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'					
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cleared x =		x = Bit is unkn	= Bit is unknown	
bit 15-5	Unimplemen	ted: Read as '	0'					
bit 4	IRSTEN: CTN	/IU Current So	urce Reset Ena	able bit				
	1 = Signal se detect log		DISCHS<2:0>	bits or the IDI	ISSEN control	bit will reset th	e CTMU edge	
			will not occur					
bit 3	Unimplemen	ted: Read as '	0'					
bit 2-0	DISCHS<2:0:	>: Discharge S	ource Select b	its				
	111 = CLC2 o	output						
	110 = CLC1 o							
		ed; do not use						
		d of conversion	•					
	011 = SCCP5	5 auxiliary outp	ut					

- 011 = SCCP5 auxiliary output
- 110 = MCCP2 auxiliary output
- 001 = MCCP1 auxiliary output
- 000 = No discharge source selected, use the IDISSEN bit

25.0 SPECIAL FEATURES

- **Note:** This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Watchdog Timer, High-Level Device Integration and Programming Diagnostics, refer to the individual sections of the *"PIC24F Family Reference Manual"* provided below:
 - "Watchdog Timer (WDT)" (DS39697)
 - "Programming and Diagnostics" (DS39716)

PIC24FXXXXX family devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Emulation

25.1 Configuration Bits

The Configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped, starting at program memory location, F80000h. A complete list of Configuration register locations is provided in Table 25-1. A detailed explanation of the various bit functions is provided in Register 25-1 through Register 25-9.

The address, F80000h, is beyond the user program memory space. In fact, it belongs to the configuration memory space (800000h-FFFFFFh), which can only be accessed using Table Reads and Table Writes.

TABLE 25-1: CONFIGURATION REGISTERS LOCATIONS

Configuration Register	Address
FBS	F80000
FGS	F80004
FOSCSEL	F80006
FOSC	F80008
FWDT	F8000A
FPOR	F8000C
FICD	F8000E

REGISTER 25-1: FBS: BOOT SEGMENT CONFIGURATION REGISTER

U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	—	BSS2	BSS1	BSS0	BWRP
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4 Unimplemented: Read as '0'

- bit 3-1 BSS<2:0>: Boot Segment Program Flash Code Protection bits 111 = No boot program Flash segment
 - 011 = Reserved
 - 110 = Standard security, boot program Flash segment starts at 200h, ends at 000AFEh
 - 010 = High-security, boot program Flash segment starts at 200h, ends at 000AFEh
 - 101 = Standard security, boot program Flash segment starts at 200h, ends at 0015FEh⁽¹⁾
 - 001 = High-security, boot program Flash segment starts at 200h, ends at 0015FEh⁽¹⁾
 - 100 = Reserved
 - 000 = Reserved

bit 0 BWRP: Boot Segment Program Flash Write Protection bit

- 1 = Boot Segment may be written
- 0 = Boot Segment is write-protected

Note 1: This selection should not be used in PIC24FV08KMXXX devices.

REGISTER 25-2: FGS: GENERAL SEGMENT CONFIGURATION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/C-1	R/C-1
—	—	—	—	—	_	GCP	GWRP
bit 7							bit 0

Legend:			
R = Readable bit	C = Clearable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2	Unimplemented: Read as '0'
bit 1	GCP: General Segment Code Flash Code Protection bit
	 1 = No protection 0 = Standard security is enabled
bit 0	GWRP: General Segment Code Flash Write Protection bit 1 = General Segment may be written
	0 = General Segment is write-protected

REGISTER 25-3: FOSCSEL: OSCILLATOR SELECTION CONFIGURATION REGISTER

R/P-1	R/P-1	R/P-1	U-0	U-0	R/P-1	R/P-1	R/P-1
IESO	LPRCSEL	SOSCSRC		_	FNOSC2	FNOSC1	FNOSC0
bit 7							bit 0

Legend:								
R = Reada	able bit	P = Programmable bit	U = Unimplemented bit	, read as '0'				
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 7	IESO: Int	ernal External Switchover bit						
	 1 = Internal External Switchover mode is enabled (Two-Speed Start-up is enabled) 0 = Internal External Switchover mode is disabled (Two-Speed Start-up is disabled) 							
bit 6		L: Internal LPRC Oscillator Pov	v 1					
	1 = High-	Power/High-Accuracy mode Power/Low-Accuracy mode						
bit 5	SOSCSR	SOSCSRC: Secondary Oscillator Clock Source Configuration bit						
	1 = SOSC analog crystal function is avail 0 = SOSC crystal is disabled; digital SCL							
bit 4-3	Unimple	mented: Read as '0'						
bit 2-0	FNOSC<	2:0>: Oscillator Selection bits						
	001 = Fa 010 = Pr 011 = Pr 100 = Se 101 = Lo 110 = 50	st RC Oscillator (FRC) st RC Oscillator with Divide-by- imary Oscillator (XT, HS, EC) imary Oscillator with PLL modul condary Oscillator (SOSC) w-Power RC Oscillator (LPRC) 0 kHz Low-Power FRC Oscillator MHz FRC Oscillator with Divide-	e (HS+PLL, EC+PLL) or with Divide-by-N (LPFRC					

REGISTER 25-4: FOSC: OSCILLATOR CONFIGURATION REGISTER

R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
FCKSM1	FCKSM0	SOSCSEL	POSCFREQ1	POSCFREQ0	OSCIOFNC	POSCMD1	POSCMD0
bit 7							bit 0

Legend:			
R = Readable bit	P = Programmable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	FCKSM<1:0>: Clock Switching and Fail-Safe Clock Monitor Selection Configuration bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
bit 5	SOSCSEL: Secondary Oscillator Power Selection Configuration bit 1 = Secondary Oscillator is configured for high-power operation 0 = Secondary Oscillator is configured for low-power operation
bit 4-3	POSCFREQ<1:0>: Primary Oscillator Frequency Range Configuration bits 11 = Primary Oscillator/External Clock input frequency is greater than 8 MHz 10 = Primary Oscillator/External Clock input frequency is between 100 kHz and 8 MHz 01 = Primary Oscillator/External Clock input frequency is less than 100 kHz 00 = Reserved; do not use
bit 2	 OSCIOFNC: CLKO Enable Configuration bit 1 = CLKO output signal is active on the OSCO pin; Primary Oscillator must be disabled or configured for the External Clock (EC) mode for the CLKO to be active (POSCMD<1:0> = 11 or 00) 0 = CLKO output is disabled
bit 1-0	POSCMD<1:0>: Primary Oscillator Configuration bits 11 = Primary Oscillator mode is disabled 10 = HS Oscillator mode is selected 01 = XT Oscillator mode is selected

00 = External Clock mode is selected

R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
FWDTEN1	WINDIS	FWDTEN0	FWPSA	WDTPS3	WDTPS2	WDTPS1	WDTPS0
bit 7						1	bit (
Legend:							
R = Readable bit		P = Programmable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 7,5	11 = WDT is e	>: Watchdog Til enabled in hardv	vare				
	 10 = WDT is controlled with the SWDTEN bit setting 01 = WDT is enabled only while the device is active, WDT is disabled in Sleep; SWDTEN bit is disable 00 = WDT is disabled in hardware; SWDTEN bit is disabled 						
bit 6	 WINDIS: Windowed Watchdog Timer Disable bit 1 = Standard WDT is selected; windowed WDT is disabled 0 = Windowed WDT is enabled; note that executing a CLRWDT instruction while the WDT is disabled in hardware and software (FWDTEN<1:0> = 00 and SWDTEN (RCON<5>) = 0) will not cause a device Reset 						
bit 4	FWPSA: WDT Prescaler bit 1 = WDT prescaler ratio of 1:128 0 = WDT prescaler ratio of 1:32						
bit 3-0	WDTPS<3:0> 1111 = 1:32,7 1110 = 1:16,3 1101 = 1:8,19 1100 = 1:4,09 1011 = 1:2,04 1010 = 1:1,02 1001 = 1:512 1000 = 1:256 0111 = 1:128 0100 = 1:64 0101 = 1:8 0010 = 1:4 0001 = 1:2 0000 = 1:1	84 2 6 8	er Postscale S	Select bits			

REGISTER 25-5: FWDT: WATCHDOG TIMER CONFIGURATION REGISTER

R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	
MCLRE ⁽²⁾	BORV1 ⁽³⁾	BORV0 ⁽³⁾	I2C1SEL ⁽¹⁾	PWRTEN	RETCFG ⁽¹⁾	BOREN1	BOREN0	
bit 7			•	·			bit (
Legend:								
R = Reada	ıble bit	P = Program	nable bit	U = Unimplem	nented bit, read	as '0'		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 7	MCLRE: MCL	R Pin Enable b	it ⁽²⁾					
			5 input pin is di MCLR is disab					
bit 6-5	BORV<1:0>: [Brown-out Rese	et Enable bits ⁽³⁾)				
	11 = Brown-ou	ut Reset is set t	o the lowest vo	ltage				
			o the middle vo	•				
			o the highest ve		BOR (LPBOR)	is colocted		
bit 4	I2C1SEL: Alte	-			BOR (LFBOR)	is selected		
	1 = Default loc							
	0 = Alternate le							
bit 3	PWRTEN: Pov		•					
	1 = PWRT is e	-						
	0 = PWRT is d	lisabled						
bit 2	RETCFG: Ret	ention Regulate	or Configuration	ı bit ⁽¹⁾				
	1 = Low-voltag 0 = Low-voltag	, 0		ontrolled by the	RETEN bit (RC	ON<12>) durin	g Sleep	
bit 1-0	BOREN<1:0>	: Brown-out Re	set Enable bits					
	10 = Brown-ou 01 = Brown-ou	it Reset is enab it Reset is cont	bled in hardwar led only while d rolled with the s bled in hardwar	evice is active a SBOREN bit se	and disabled in S etting	ileep; SBOREN	l bit is disable	
Note 1:	This setting only devices.	applies to the	"FV" devices. T	his bit is reserv	ved and should I	be maintained a	as '1' on "F"	
2:		The MCLRE fuse can only be changed when using the VPP-based ICSP™ mode entry. This prevents a user from accidentally locking out the device from the low-voltage test entry.						
					0 ,			

REGISTER 25-6: FPOR: RESET CONFIGURATION REGISTER

REGISTER 25-7: FICD: IN-CIRCUIT DEBUGGER CONFIGURATION REGISTER

R/P-1	U-0	U-0	U-0	U-0	U-0	R/P-1	R/P-1
DEBUG	_	—	_	—	—	FICD1	FICD0
bit 7				•		•	bit 0
Legend:							
R = Readab	le bit	P = Programn	nable bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7 bit 6-2 bit 1-0	DEBUG: Background 1 = Background 0 = Background Unimplemente FICD<1:0:>: IC 11 = PGEC1/P 10 = PGEC2/P 01 = PGEC3/P 00 = Reserved	d debugger is o d debugger fun ed: Read as '0' CD Pin Select b GED1 are use GED2 are use GED3 are use	disabled Inctions are ena its d for programm d for programm	ning and debug ning and debug	ging the device	Э	

REGISTER 25-8: DEVID: DEVICE ID REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 23							bit 16

R	R	R	R	R	R	R	R
FAMID7	FAMID6	FAMID5	FAMID4	FAMID3	FAMID2	FAMID1	FAMID0
bit 15							bit 8

R	R	R	R	R	R	R	R
DEV7	DEV6	DEV5	DEV4	DEV3	DEV2	DEV1	DEV0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 23-16	Unimplemented: Read as '0'
bit 15-8	FAMID<7:0>: Device Family Identifier bits
	01000101 = PIC24FV16KM204 family
bit 7-0	DEV<7:0>: Individual Device Identifier bits
	00011111 = PIC24FV16KM204
	00011011 = PIC24FV16KM202
	00010111 = PIC24FV08KM204
	00010011 = PIC24FV08KM202
	00001111 = PIC24FV16KM104
	00001011 = PIC24FV16KM102
	00000011 = PIC24FV08KM102
	00000001 = PIC24FV08KM101
	00011110 = PIC24F16KM204
	00011010 = PIC24F16KM202
	00010110 = PIC24F08KM204
	00010010 = PIC24F08KM202
	00001110 = PIC24F16KM104
	00001010 = PIC24F16KM102
	00000010 = PIC24F08KM102
	0000000 = PIC24F08KM101

REGISTER 25-9: DEVREV: DEVICE REVISION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_			_	_	_
bit 23							bit 16
							J
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R	R	R	R
—	—	—	—	REV3	REV2	REV1	REV0
bit 7							bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			

bit 23-4 Unimplemented: Read as '0'

bit 3-0 **REV<3:0>:** Minor Revision Identifier bits

25.2 On-Chip Voltage Regulator

All of the PIC24FXXXXX family devices power their core digital logic at a nominal 3.0V. This may create an issue for designs that are required to operate at a higher typical voltage, as high as 5.0V. To simplify system design, all devices in the "FV" family incorporate an on-chip regulator that allows the device core to run at 3.0V, while the I/O is powered by VDD at a higher voltage.

The regulator is always enabled and provides power to the core from the other VDD pins. A low-ESR capacitor (such as ceramic) must be connected to the VCAP pin (Figure 25-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Section 27.1 "DC Characteristics" and discussed in detail in Section 2.0 "Guidelines for Getting Started with 16-Bit Microcontrollers".

In all of the "F" family of devices, the regulator is disabled. Instead, the core logic is directly powered from VDD. "F" devices operate at a lower range of VDD voltage, from 1.8V-3.6V.


25.2.1 VOLTAGE REGULATOR TRACKING MODE AND LOW-VOLTAGE DETECTION

For all PIC24FXXXXX devices, the on-chip regulator provides a constant voltage of 3.0V nominal to the digital core logic. The regulator can provide this level from a VDD of about 3.2V, all the way up to the device's VDDMAX. It does not have the capability to boost VDD levels below 3.2V. In order to prevent "brown out" conditions when the voltage drops too low for the regulator, the regulator enters Tracking mode. In Tracking mode, the regulator output follows VDD with a typical voltage drop of 150 mV.

When the device enters Tracking mode, it is no longer possible to operate at full speed. To provide information about when the device enters Tracking mode, the on-chip High/Low-Voltage Detect (HLVD) module can be used. The HLVD trip point should be configured so that if VDD drops close to the minimum voltage for the operating frequency of the device, the HLVD Interrupt Flag, HLVDIF (IFS4<8>), will occur. This can be used to generate an interrupt and put the application into a low-power operational mode or trigger an orderly shutdown. Refer to Section 27.1 "DC Characteristics" for the specifications detailing the maximum operating speed based on the applied VDD voltage.

FIGURE 25-1:

CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR



25.2.2 VOLTAGE REGULATOR START-UP TIME

For PIC24FXXXXX family devices, it takes a short time, designated as TPM, for the regulator to generate a stable output. During this time, code execution is disabled. TPM is applied every time the device resumes operation after any power-down, including Sleep mode. TPM is specified in Section 27.2 "AC Characteristics and Timing Parameters".

25.3 Watchdog Timer (WDT)

For the PIC24FXXXXX family of devices, the WDT is driven by the LPRC Oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 31 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the FWPSA Configuration bit. With a 31 kHz input, the prescaler yields a nominal WDT Time-out period (TWDT) of 1 ms in 5-bit mode or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the Configuration bits, WDTPS<3:0> (FWDT<3:0>), which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler time-out periods, ranges from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSCx bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled in hardware (FWDTEN<1:0> = 11), it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bit (RCON<3:2>) will need to be cleared in software after the device wakes up.

The WDT Flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

25.3.1 WINDOWED OPERATION

The Watchdog Timer has an optional Fixed Window mode of operation. In this Windowed mode, CLRWDT instructions can only reset the WDT during the last 1/4 of the programmed WDT period. A CLRWDT instruction executed before that window causes a WDT Reset, similar to a WDT time-out.

Windowed WDT mode is enabled by programming the Configuration bit, WINDIS (FWDT<6>), to '0'.

25.3.2 CONTROL REGISTER

The WDT is enabled or disabled by the FWDTEN<1:0> Configuration bits. When both of the FWDTEN<1:0> Configuration bits are set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN<1:0> Configuration bits have been programmed to '10'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments, and disable the WDT during non-critical segments, for maximum power savings. When the FWDTEN<1:0> bits are set to '01', the WDT is only enabled in Run and Idle modes, and is disabled in Sleep. Software control of the SWDTEN bit (RCON<5>) is disabled with this setting.




FIGURE 25-2: WDT BLOCK DIAGRAM

25.4 Program Verification and Code Protection

For all devices in the PIC24FXXXXX family, code protection for the Boot Segment is controlled by the Configuration bit, BSS0, and the General Segment by the Configuration bit, GCP. These bits inhibit external reads and writes to the program memory space This has no direct effect in normal execution mode.

Write protection is controlled by bit, BWRP, for the Boot Segment and bit, GWRP, for the General Segment in the Configuration Word. When these bits are programmed to '0', internal write and erase operations to program memory are blocked.

25.5 In-Circuit Serial Programming

PIC24FXXXXX family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock (PGECx) and data (PGEDx), and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

25.6 In-Circuit Debugger

When MPLAB[®] ICD 3, MPLAB REAL ICE[™] or PICkit[™] 3 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx and PGEDx pins.

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, VSS, PGECx, PGEDx and the pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

NOTES:

26.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- · Integrated Development Environment
- MPLAB[®] X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- · Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

26.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac OS[®] X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- Call graph window
- Project-Based Workspaces:
- · Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

26.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16 and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

26.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

26.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

26.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- · MPLAB X IDE compatibility

26.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

26.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

26.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

26.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

26.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

26.11 Demonstration/Development Boards, Evaluation Kits and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

26.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

27.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FV16KM204 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FV16KM204 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings^(†)

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss (PIC24FXXKMXXX)	-0.3V to +4.5V
Voltage on VDD with respect to Vss (PIC24FVXXKMXXX)	-0.3V to +6.5V
Voltage on any combined analog and digital pin with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on any digital only pin with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on MCLR/VPP pin with respect to Vss	-0.3V to +9.0V
Maximum current out of Vss pin	
Maximum current into Vod pin ⁽¹⁾	
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	
Maximum current sunk by all ports	
Maximum current sourced by all ports ⁽¹⁾	200 mA

Note 1: Maximum allowable current is a function of device maximum power dissipation (see Table 27-1).

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

27.1 DC Characteristics








FIGURE 27-2: PIC24F16KM204 FAMILY VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)










TABLE 27-1: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
Operating Junction Temperature Range	TJ	-40	—	+140	°C
Operating Ambient Temperature Range	TA	-40	—	+125	°C
$\begin{array}{l} \mbox{Power Dissipation} \\ \mbox{Internal Chip Power Dissipation:} \\ \mbox{PINT} = \mbox{VDD } x \ (\mbox{IDD} - \Sigma \ \mbox{IOH}) \\ \mbox{I/O Pin Power Dissipation:} \\ \mbox{PI/O} = \Sigma \ (\{\mbox{VDD} - \mbox{VOH} \} \ x \ \mbox{IOH}) + \Sigma \ (\mbox{VOL } x \ \mbox{IOL}) \end{array}$	PD		Pint + Pi/c)	W
Maximum Allowed Power Dissipation	PDMAX	(TJ — TA)/θ.	IA	W

TABLE 27-2: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 20-Pin PDIP	θJA	62.4	_	°C/W	1
Package Thermal Resistance, 28-Pin SPDIP	θJA	60	—	°C/W	1
Package Thermal Resistance, 20-Pin SSOP	θJA	108	—	°C/W	1
Package Thermal Resistance, 28-Pin SSOP	θJA	71	—	°C/W	1
Package Thermal Resistance, 20-Pin SOIC	θJA	75	—	°C/W	1
Package Thermal Resistance, 28-Pin SOIC	θJA	80.2	—	°C/W	1
Package Thermal Resistance, 20-Pin QFN	θJA	43	—	°C/W	1
Package Thermal Resistance, 28-Pin QFN	θJA	32	—	°C/W	1
Package Thermal Resistance, 44-Pin QFN	θJA	29	—	°C/W	1
Package Thermal Resistance, 44-Pin TQFP	θJA	40	_	°C/W	1
Package Thermal Resistance, 48-Pin UQFN	θJA	41	_	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TABLE 27-3: DC CHARACTERISTICS: TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions Operating temperature				s: 1.8V to 3.6V (PIC24F16KMXXX) 2.0V to 5.5V (PIC24FV16KMXXX) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended		
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
DC10	Vdd	Supply Voltage	1.8	_	3.6	V	For PIC24F devices		
			2.0	_	5.5	V	For PIC24FV devices		
DC12	Vdr	RAM Data Retention	1.6	_	_	V	For PIC24F devices		
		Voltage ⁽²⁾	1.8		_	V	For PIC24FV devices		
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	Vss	_	0.7	V			
DC17	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.05	_	—	V/ms	0-3.3V in 0.1s 0-2.5V in 60 ms		

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: This is the limit to which VDD can be lowered without losing RAM data.

TABLE 27-4: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

Param No.	Symbol	Chara	octeristic	Min	Тур	Max	Units	Conditions			
DC18	Vhlvd	HLVD Voltage on	HLVDL<3:0> = 0000 ⁽²⁾	_	_	1.90	V				
		VDD Transition	HLVDL<3:0> = 0001	1.88	—	2.13	V				
			HLVDL<3:0> = 0010	2.09	—	2.35	V				
			HLVDL<3:0> = 0011	2.25	—	2.53	V				
			HLVDL<3:0> = 0100	2.35	—	2.62	V				
			HLVDL<3:0> = 0101	2.55	—	2.84	V				
			HLVDL<3:0> = 0110	2.80	—	3.10	V				
			HLVDL<3:0> = 0111	2.95	_	3.25	V				
			HLVDL<3:0> = 1000	3.09	—	3.41	V				
			HLVDL<3:0> = 1001	3.27	—	3.59	V				
			HLVDL<3:0> = 1010 ⁽¹⁾	3.46	_	3.79	V				
			HLVDL<3:0> = 1011 ⁽¹⁾	3.62		4.01	V				
			HLVDL<3:0> = 1100 ⁽¹⁾	3.91	—	4.26	V				
			HLVDL<3:0> = 1101 ⁽¹⁾	4.18		4.55	V				
			HLVDL<3:0> = 1110 ⁽¹⁾	4.49		4.87	V				

Note 1: These trip points should not be used on PIC24FXXKMXXX devices.

2: This trip point should not be used on PIC24FVXXKMXXX devices.

TABLE 27-5:BOR TRIP POINTS

Standard Operating Conditions: 1.8V to 3.6V (PIC24F16KM204)2.0V to 5.5V (PIC24FV16KM204)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended										
Param No.	Sym	Characte	eristic	stic Min Typ Max Units				Conditions		
DC15		BOR Hysteresis		_	5	_	mV			
DC19		BOR Voltage on VDD	BORV<1:0> = 00	—	—	—	—	Valid for LPBOR (Note 1)		
		Transition	BORV<1:0> = 01	2.90	3	3.38	V			
			BORV<1:0> = 10	2.53	2.7	3.07	V			
BORV<1:0> = 11			1.75	1.85	2.05	V	(Note 2)			
			BORV<1:0> = 11	1.95	2.05	2.16	V	(Note 3)		

Note 1: LPBOR re-arms the POR circuit but does not cause a BOR.

2: This is valid for PIC24F (3.3V) devices.

3: This is valid for PIC24FV (5V) devices.

DC CHARACTE	RISTICS		Operating temperatu		2.0V to -40°C ≤	3.6V (PIC24F16KMXXX) 5.5V (PIC24FV16KMXXX) $\leq TA \leq +85^{\circ}C$ for Industrial $\leq TA \leq +125^{\circ}C$ for Extended
Parameter No.	Device	Typical	Typical Max Units			Conditions
IDD Current						
D20	PIC24FV16KMXXX	269	450	μA	2.0V	
		465	830	μA	5.0V	0.5 MIPS,
	PIC24F16KMXXX	200	330	μA	1.8V	Fosc = 1 MHz ⁽¹⁾
		410	750	μA	3.3V	
DC22	PIC24FV16KMXXX	490		μA	2.0V	
		880	_	μA	5.0V	1 MIPS,
	PIC24F16KMXXX	407	_	μA	1.8V	Fosc = 2 MHz ⁽¹⁾
		800	_	μA	3.3V	
DC24	PIC24FV16KMXXX	13.0	15.0	mA	5.0V	16 MIPS,
	PIC24F16KMXXX	12.0	13.0	mA	3.3V	Fosc = 32 MHz ⁽¹⁾
DC26	PIC24FV16KMXXX	2.0	_	mA	2.0V	
		3.5		mA	5.0V	FRC (4 MIPS),
	PIC24F16KMXXX	1.80		mA	1.8V	Fosc = 8 MHz
		3.40		mA	3.3V	
DC30	PIC24FV16KMXXX	48.0	250	μA	2.0V	
		75.0	275	μA	5.0V	LPRC (15.5 KIPS),
	PIC24F16KMXXX	8.1	28.0	μA	1.8V	Fosc = 31 kHz
		13.50	55.00	μA	3.3V	

TABLE 27-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Legend: Unshaded rows represent PIC24F16KMXXX devices and shaded rows represent PIC24FV16KMXXX devices. **Note 1:** The oscillator is in External Clock mode (FOSCSEL<2:0> = 010, FOSC<1:0> = 00).

DC CHARACTE		Dperating C		1.8V to 3.6V (PIC24F16KMXXX) 2.0V to 5.5V (PIC24FV16KMXXX) -40°C \leq TA \leq +85°C for Industrial -40°C \leq TA \leq +125°C for Extended			
Parameter No.	Device	Typical	Max	Units		Conditions	
Idle Current (III	DLE)						
DC40	PIC24FV16KMXXX	120	200	μA	2.0V		
		160	430	μA	5.0V	0.5 MIPS,	
	PIC24F16KMXXX	50	100	μA	1.8V	Fosc = 1 MHz ⁽¹⁾	
		90	370	μA	3.3V		
DC42	PIC24FV16KMXXX	165		μA	2.0V		
		260		μA	5.0V	1 MIPS,	
	PIC24F16KMXXX	95		μA	1.8V	Fosc = 2 MHz ⁽¹⁾	
		180	-	μA	3.3V		
DC44	PIC24FV16KMXXX	3.1	6.5	mA	5.0V	16 MIPS,	
	PIC24F16KMXXX	2.9	6.0	mA	3.3V	Fosc = 32 MHz ⁽¹⁾	
DC46	PIC24FV16KMXXX	0.65		mA	2.0V		
		1.0		mA	5.0V	FRC (4 MIPS),	
	PIC24F16KMXXX	0.55	—	mA	1.8V	Fosc = 8 MHz	
		1.0		mA	3.3V		
DC50	PIC24FV16KMXXX	42	200	μA	2.0V		
		65	225	μA	5.0V	LPRC (15.5 KIPS),	
	PIC24F16KMXXX	2.2	18	μA	1.8V	Fosc = 31 kHz	
		4.0	40	μA	3.3V		

TABLE 27-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Legend: Unshaded rows represent PIC24F16KMXXX devices and shaded rows represent PIC24FV16KMXXX devices. **Note 1:** The oscillator is in External Clock mode (FOSCSEL<2:0> = 010, FOSC<1:0> = 00).

DC CHARA	CTERISTICS	Standard C			2.0V to 5 -40°C ≤ 1	: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) -40°C \leq TA \leq +85°C for Industrial -40°C \leq TA \leq +125°C for Extended			
Parameter No.	Device	Typical ⁽¹⁾	Max	Units	Conditions				
Power-Dow	n Current (IPD)								
DC60	PIC24FV16KMXXX		_		-40°C				
			8.0		+25°C				
		6.0	8.5	μA	+60°C	2.0V			
			9.0		+85°C				
			15.0		+125°C				
			—		-40°C	5.0V			
		6.0	8.0	μΑ	+25°C				
			9.0		+60°C				
			10.0		+85°C				
			15.0		+125°C		Sleep Mode ⁽²⁾		
	PIC24F16KMXXX		_		-40°C				
			0.80		+25°C				
		0.025	1.5	μA	+60°C	1.8V			
			2.0		+85°C				
			7.5		+125°C				
			—		-40°C				
			1.0		+25°C				
		0.040	2.0	μA	+60°C	3.3V			
			3.0		+85°C				
			7.5		+125°C				
DC61	PIC24FV16KMXXX	0.25	_	μA	+85°C	2.0V			
		0.20	7.5	h	+125°C	2.0V	Low-Voltage Sleep Mode ⁽²⁾		
		0.35	3.0	μA	+85°C	5.0V			
			7.5	P	+125°C				

TABLE 27-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Legend: Unshaded rows represent PIC24F16KMXXX devices and shaded rows represent PIC24FV16KMXXX devices.

Note 1: Data in the Typical column is at 3.3V, +25°C (PIC24F16KMXXX) or 5.0V, +25°C (PIC24FV16KMXXX) unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as outputs and set low. PMSLP is set to '0' and WDT, etc., are all switched off.

3: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

DC CHARACTERISTICS		Standard C			: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) -40°C \leq TA \leq +85°C for Industrial -40°C \leq TA \leq +125°C for Extended			
Parameter No.	Device	Typical ⁽¹⁾	Max	Units		Conditions		
Module Diff	erential Current (Alr	סי ⁽³⁾						
DC71	PIC24FV16KMXXX	0.50		μA	2.0V	Watchdog Timer		
	PIC24F16KMXXX	0.70 0.50	1.5	μA μA	5.0V 1.8V	Current: ΔWDT		
		0.70	1.5	μA	3.3V			
DC72	PIC24FV16KMXXX	0.80		μA	2.0V	32 kHz Crystal with RTCC,		
		1.50	2.0	μA	5.0V	DSWDT or Timer1:		
	PIC24F16KMXXX	0.70	—	μA	1.8V	ASOSC		
		1.0	1.5	μA	3.3V	(SOSCSEL = 0)		
DC75	PIC24FV16KMXXX	5.4	—	μA	2.0V			
		8.1	14.0	μA	5.0V			
	PIC24F16KMXXX	4.9	_	μA	1.8V	ΔΠΕΫΟ		
		7.5	14.0	μA	3.3V			
DC76	PIC24FV16KMXXX	5.6	—	μA	2.0V			
		6.5	11.2	μA	5.0V	ΔBOR		
	PIC24F16KMXXX	5.6	—	μA	1.8V			
		6.0	11.2	μA	3.3V			
DC78	PIC24FV16KMXXX	0.03	_	μA	2.0V			
		0.05	0.3	μA	5.0V	Low-Power BOR:		
	PIC24F16KMXXX	0.03		μA	1.8V	∆LPBOR		
		0.05	0.3	μΑ	3.3V			

TABLE 27-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

Legend: Unshaded rows represent PIC24F16KMXXX devices and shaded rows represent PIC24FV16KMXXX devices.

Note 1: Data in the Typical column is at 3.3V, +25°C (PIC24F16KMXXX) or 5.0V, +25°C (PIC24FV16KMXXX) unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as outputs and set low. PMSLP is set to '0' and WDT, etc., are all switched off.

3: The △ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

DC CH	ARACT	ERISTICS	Standard Op	-		$\begin{array}{l} \textbf{1.8V to 3.6V (PIC24F16KM204)} \\ \textbf{2.0V to 5.5V (PIC24FV16KM204)} \\ \textbf{-40^{\circ}C \leq TA \leq +85^{\circ}C \text{ for Industrial}} \\ \textbf{-40^{\circ}C \leq TA \leq +125^{\circ}C \text{ for Extended}} \end{array}$		
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions	
	VIL	Input Low Voltage ⁽⁴⁾						
DI10		I/O Pins	Vss	_	0.2 VDD	V		
DI15		MCLR	Vss	—	0.2 VDD	V		
DI16		OSCI (XT mode)	Vss	—	0.2 VDD	V		
DI17		OSCI (HS mode)	Vss	—	0.2 VDD	V		
DI18		I/O Pins with I ² C™ Buffer	Vss	—	0.3 VDD	V	SMBus disabled	
DI19		I/O Pins with SMBus Buffer	Vss	_	0.8	V	SMBus enabled	
	Vih	Input High Voltage ^(4,5)						
DI20		I/O Pins: with Analog Functions Digital Only	0.8 Vdd 0.8 Vdd	—	Vdd Vdd	V V		
DI25		MCLR	0.8 Vdd	_	Vdd	V		
DI26		OSCI (XT mode)	0.7 Vdd	—	Vdd	V		
DI27		OSCI (HS mode)	0.7 Vdd		Vdd	V		
DI28		I/O Pins with I ² C Buffer: with Analog Functions Digital Only	0.7 Vdd 0.7 Vdd		Vdd Vdd	V V		
DI29		I/O Pins with SMBus	2.1		Vdd	V	$2.5V \le V\text{PIN} \le V\text{DD}$	
DI30	ICNPU	CNx Pull-up Current	50	250	500	μA	VDD = 3.3V, VPIN = VSS	
DI31	IPU	Maximum Load Current for	—		30	μA	VDD = 2.0V	
		Digital High Detection w/Internal Pull-up	—	_	1000	μA	VDD = 3.3V	
	lı∟	Input Leakage Current ^(2,3)						
DI50		I/O Ports	_	0.050	±0.100	μA	$\label{eq:VSS} \begin{split} &V{\rm SS} \leq V{\rm PIN} \leq V{\rm DD}, \\ &P{\rm in \ at \ high-impedance} \end{split}$	
DI51		Pins with OAxOUT Functions (RB15 and RB3)	_	0.100	±0.200	μA	$\label{eq:VSS} \begin{split} &V{\rm SS} \leq V{\rm PIN} \leq V{\rm DD}, \\ &P{\rm in \ at \ high-impedance} \end{split}$	

TABLE 27-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Refer to Table 1-4 and Table 1-5 for I/O pin buffer types.

5: VIH requirements are met when the internal pull-ups are enabled.

DC CH/	ARACTE	ERISTICS		l Operatin g tempera	to 3.6V (PIC24F1 to 5.5V (PIC24FV $C \le TA \le +85^{\circ}C$ fo $C \le TA \le +125^{\circ}C$ f	7 16KM204) r Industrial		
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Cond	itions
	Vol	Output Low Voltage						
DO10		All I/O Pins	—	—	0.4	V	IOL = 8.0 mA	VDD = 4.5V
			_	_	0.4	V	IOL = 4.0 mA	VDD = 3.6V
			_	_	0.4	V	IOL = 3.5 mA	VDD = 2.0V
DO16		OSC2/CLKO	_	_	0.4	V	IOL = 2.0 mA	VDD = 4.5V
			_	_	0.4	V	IOL = 1.2 mA	VDD = 3.6V
			_	_	0.4	V	IOL = 0.4 mA	VDD = 2.0V
	Vон	Output High Voltage						
DO20		All I/O Pins	3.8	_	—	V	Iон = -3.5 mA	VDD = 4.5V
			3	_	—	V	Iон = -3.0 mA	VDD = 3.6V
			1.6	_	—	V	Iон = -1.0 mA	VDD = 2.0V
DO26		OSC2/CLKO	3.8	_	—	V	IOH = -2.0 mA	VDD = 4.5V
			3	—	—	V	Іон = -1.0 mA	VDD = 3.6V
			1.6	—	—	V	Іон = -0.5 mA	VDD = 2.0V

TABLE 27-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 27-11: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHA	ARACTE	ERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
		Program Flash Memory							
D130	Ер	Cell Endurance	10,000 ⁽²⁾	—	_	E/W			
D131	Vpr	VDD for Read	VMIN	—	3.6	V	VMIN = Minimum operating voltage		
D133A	Tiw	Self-Timed Write Cycle Time	—	2	—	ms			
D134	TRETD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated		
D135	IDDP	Supply Current During Programming	—	10		mA			

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Self-write and block erase.

DC CHA	DC CHARACTERISTICS			$ \begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Conditions			
		Data EEPROM Memory							
D140	Epd	Cell Endurance	100,000	—	—	E/W			
D141	Vprd	VDD for Read	Vmin	—	3.6	V	Vмın = Minimum operating voltage		
D143A	TIWD	Self-Timed Write Cycle Time	—	4	—	ms			
D143B	TREF	Number of Total Write/Erase Cycles Before Refresh	—	10M	_	E/W			
D144	TRETDD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated		
D145	IDDPD	Supply Current During Programming	—	7	—	mA			

TABLE 27-12: DC CHARACTERISTICS: DATA EEPROM MEMORY

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

TABLE 27-13: DC CHARACTERISTICS: COMPARATOR

DC CHA	DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions			
D300	VIOFF	Input Offset Voltage		20	40	mV				
D301	VICM	Input Common-Mode Voltage	0	—	Vdd	V				
D302	D302 CMRR Common-Mode Rejection Ratio					dB				

TABLE 27-14: DC CHARACTERISTICS: COMPARATOR VOLTAGE REFERENCE

DC CHAF	DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions		
VRD310	CVRES	Resolution	_	_	VDD/32	LSb			
VRD311	CVRAA	Absolute Accuracy	—		1	LSb	AVDD = 3.3V-5.5V		
VRD312	CVRur	Unit Resistor Value (R)	_	2k		Ω			

TABLE 27-15: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operati	Operating Conditions: $-40^{\circ}C$ < TA < $+85^{\circ}C$ (unless otherwise stated) $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended											
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments					
	Vbg	Band Gap Reference Voltage	0.973	1.024	1.075	V	VDD > 4.5V for 4*VBG reference VDD > 2.3V for 2*VBG reference					
	Tbg	Band Gap Reference Start-up Time	-	1	-	ms						
	Vrgout	Regulator Output Voltage	3.1	3.3	3.6	V						
	Cefc	External Filter Capacitor Value	4.7	10	—	μF	Series resistance < 3 Ohm recommended; < 5 Ohm is required.					
	Vlvr	Low-Voltage Regulator Output Voltage	—	2.6	—	V						

TABLE 27-16: CTMU CURRENT SOURCE SPECIFICATIONS

DC CH	Standard Operating Condition				$\begin{array}{l} \text{cons: } 1.8V \ \text{to } 3.6V \ (\text{PIC24F16KM204}) \\ 2.0V \ \text{to } 5.5V \ (\text{PIC24FV16KM204}) \\ -40^\circ\text{C} \leq \text{TA} \leq +85^\circ\text{C} \ \text{for Industrial} \\ -40^\circ\text{C} \leq \text{TA} \leq +125^\circ\text{C} \ \text{for Extended} \end{array}$			
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Comments	Conditions
	IOUT1	CTMU Current Source, Base Range	—	550	—	nA	CTMUCON1L<1:0> = 01	
	IOUT2	CTMU Current Source, 10x Range	—	5.5	—	μΑ	CTMUCON1L<1:0> = 10	2.5V < VDD < VDDMAX
	IOUT3	CTMU Current Source, 100x Range	—	55	—	μA	CTMUCON1L<1:0> = 11	2.5V < VDD < VDDMAX
	IOUT4	CTMU Current Source, 1000x Range	—	550	—	μA	CTMUCON1L<1:0> = 00 (Note 2)	
	VF	Temperature Diode Forward Voltage		.76	—	V		
	VΔ	Voltage Change per Degree Celsius		1.6	_	mV/°C		

Note 1: Nominal value at the center point of the current trim range (CTMUCON1L<7:2> = 000000). On PIC24F16KM parts, the current output is limited to the typical current value when IOUT4 is chosen.

2: Do not use this current range with a temperature sensing diode.

DC CH	ARACTE	RISTICS	Standard Op	-	ditions: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended			
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Comments	
	GBWP	Gain Bandwidth	—	5	_	MHz	SPDSEL = 1	
		Product	—	0.5	—	MHz	SPDSEL = 0	
	SR	Slew Rate	—	1.2	—	V/µs	SPDSEL = 1	
			—	0.3	—	V/µs	SPDSEL = 0	
	AOL	DC Open-Loop Gain	—	90	—	dB		
	VIOFF	Input Offset Voltage	—	±2	±10	mV		
	VIBC	Input Bias Current	—	—	—	nA	(Note 1)	
	VICM	Common-Mode Input Voltage Range	AVss	—	AVdd	V		
	CMRR	Common-Mode Rejection Ratio	—	60	—	db		
	PSRR	Power Supply Rejection Ratio	—	60	—	dB		
	Vor	Output Voltage Range	AVss + 200	AVss + 5 to Avdd – 5	AVDD - 200	mV	0.5V input overdrive, no output loading	

TABLE 27-17: OPERATIONAL AMPLIFIER SPECIFICATIONS

Note 1: The op amps use CMOS input circuitry with negligible input bias current. The maximum "effective bias current" is the I/O pin leakage specified by electrical Parameter DI50.

27.2 AC Characteristics and Timing Parameters

The information contained in this section defines the PIC24FV16KM204 family AC characteristics and timing parameters.

TABLE 27-18: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions:	1.8V to 3.6V					
AC CHARACTERISTICS	Operating temperature	-40°C \leq TA \leq +85°C for Industrial					
AC CHARACTERISTICS	$-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
	Operating voltage VDD range as described in Section 27.1 "DC Characteristics".						

FIGURE 27-5: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS





TABLE 27-19: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
DO50	Cosc2	OSCO/CLKO Pin	_	—	15	pF	In XT and HS modes when External Clock is used to drive OSCI
DO56	Сю	All I/O Pins and OSCO	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx	—	—	400	pF	In l ² C™ mode

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 27-6: EXTERNAL CLOCK TIMING



			Standard Ope	rating Co	onditions	: 1.8V to	3.6V (PIC24F16KM204)		
AC CHARACTERISTICS			Operating temperature			2.0V to 5.5V (PIC24FV16KM204) -40°C \leq TA \leq +85°C for Industrial -40°C \leq TA \leq +125°C for Extended			
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
OS10 Fosc		External CLKI Frequency (External Clocks allowed only in EC mode)	DC 4 DC 4		32 8 24 6	MHz MHz MHz MHz	EC, -40°C < TA < +85°C ECPLL, -40°C < TA < +85°C EC, -40°C < TA < +125°C ECPLL, -40°C < TA < +125°C		
		Oscillator Frequency	0.2 4 4 4 31		4 25 8 6 33	MHz MHz MHz MHz kHz	XT HS XTPLL, -40°C < TA < +85°C XTPLL, -40°C < TA < +125°C SOSC		
OS20	Tosc	Tosc = 1/Fosc	—	—	_	_	See Parameter OS10 for Fosc value		
OS25	Тсү	Instruction Cycle Time ⁽²⁾	62.5		DC	ns			
OS30	TosL, TosH	External Clock in (OSCI) High or Low Time	0.45 x Tosc	—	_	ns	EC		
OS31	TosR, TosF	External Clock in (OSCI) Rise or Fall Time	—	—	20	ns	EC		
OS40	TckR	CLKO Rise Time ⁽³⁾		6	10	ns			
OS41	TckF	CLKO Fall Time ⁽³⁾	_	6	10	ns			

TABLE 27-20: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Instruction cycle period (Tcr) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type, under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an External Clock applied to the OSCI/CLKI pin. When an External Clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

3: Measurements are taken in EC mode. The CLKO signal is measured on the OSCO pin. CLKO is low for the Q1-Q2 period (1/2 TcY) and high for the Q3-Q4 period (1/2 TcY).

AC CHARACTERISTICS				Operating temperatu		: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) -40°C \leq TA \leq +85°C for Industrial -40°C \leq TA \leq +125°C for Extended		
Param No.	Sym	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Ui			Units	Conditions	
OS50	Fplli	PLL Input Frequency Range	4	—	8	MHz	ECPLL, HSPLL modes, -40°C ≤ TA ≤ +85°C	
OS51	Fsys	PLL Output Frequency Range	16	—	32	MHz	$-40^{\circ}C \le TA \le +85^{\circ}C$	
OS52	TLOCK	PLL Start-up Time (Lock Time)	-	1	2	ms		
OS53	DCLK	CLKO Stability (Jitter)	-2	1	2	%	Measured over 100 ms period	

TABLE 27-21: PLL CLOCK TIMING SPECIFICATIONS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 27-22: INTERNAL RC OSCILLATOR ACCURACY


AC CHA	ARACTERISTICS		r d Opera ng temp	•	nditions	: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) -40°C \leq TA \leq +85°C for Industrial -40°C \leq TA \leq +125°C for Extended			
Param No.	Characteristic	Min	Тур	Max	Units	s Conditions			
F20	FRC @ 8 MHz ⁽¹⁾	-2		+2	%	+25°C $3.0V \le VDD \le 3.6V$, F de $3.2V \le VDD \le 5.5V$, F V d			
		-5	_	+5	%	$-40^\circ C \le T A \le +125^\circ C$	$\begin{array}{l} 1.8V \leq V\text{DD} \leq 3.6\text{V}, \mbox{ F device} \\ 2.0V \leq V\text{DD} \leq 5.5\text{V}, \mbox{ FV device} \end{array}$		
F21	LPRC @ 31 kHz ⁽²⁾	-15		+15	%	$-40^{\circ}C \le TA \le +125^{\circ}C$	$\begin{array}{l} 1.8V \leq V\text{DD} \leq 3.6\text{V}, \ \text{F} \ \text{device} \\ 2.0V \leq V\text{DD} \leq 5.5\text{V}, \ \text{FV} \ \text{device} \end{array}$		

Note 1: The frequency is calibrated at +25°C and 3.3V. The OSCTUN bits can be used to compensate for temperature drift.

2: The change of LPRC frequency as VDD changes.

TABLE 27-23: INTERNAL RC OSCILLATOR SPECIFICATIONS

АС СНА	AC CHARACTERISTICS		$\begin{array}{c} \mbox{Standard Operating Conditions: } 1.8V \mbox{ to } 3.6V \mbox{ (PIC24F16KM204)} \\ 2.0V \mbox{ to } 5.5V \mbox{ (PIC24FV16KM204)} \\ \mbox{Operating temperature} & -40^{\circ} \mbox{C} \leq \mbox{Ta} \leq +85^{\circ} \mbox{C for Industrial} \\ -40^{\circ} \mbox{C} \leq \mbox{Ta} \leq +125^{\circ} \mbox{C for Extended} \end{array}$						
Param No.	Sym	Characteristic	Min	Тур	Мах	Units	Conditions		
	TFRC	FRC Start-up Time	—	5	_	μS			
	TLPRC	LPRC Start-up Time	—	70	—	μS			






TABLE 27-24: CLKO AND I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Sym	Characteristic	Min Typ ⁽¹⁾ Max			Units	Conditions		
DO31	TIOR	Port Output Rise Time	_	10	25	ns			
DO32	TIOF	Port Output Fall Time	—	10	25	ns			
DI35	TINP	INTx Pin High or Low Time (output)	20			ns			
DI40	Trbp	CNx High or Low Time (input)	2	_	_	Тсү			

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.




FIGURE 27-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS

FIGURE 27-9: BROWN-OUT RESET CHARACTERISTICS




TABLE 27-25:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET TIMING REQUIREMENTS

AC CH	AC CHARACTERISTICS			rd Oper		$\begin{array}{l} \mbox{ditions: } 1.8V \ \mbox{to } 3.6V \ \mbox{(PIC24F16KM204)} \\ 2.0V \ \mbox{to } 5.5V \ \mbox{(PIC24FV16KM204)} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \ \mbox{for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \ \mbox{for Extended} \end{array}$		
Param No.	Symbol	Characteristic	Min.	Typ ⁽¹⁾	Max.	Units	Conditions	
SY10	TmcL	MCLR Pulse Width (low)	2	_	_	μS		
SY11	TPWRT	Power-up Timer Period	50	64	90	ms		
SY12	TPOR	Power-on Reset Delay	1	5	10	μS		
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	_		100	ns		
SY20	Twdt	Watchdog Timer Time-out	0.85	1.0	1.15	ms	1.32 prescaler	
		Period	3.4	4.0	4.6	ms	1:128 prescaler	
SY25	TBOR	Brown-out Reset Pulse Width	1	_	—	μS		
SY35	TFSCM	Fail-Safe Clock Monitor Delay	—	2.0	2.3	μS		
SY45	TRST	Internal State Reset Time	—	5	_	μS		
SY50	Tvreg	On-Chip Voltage Regulator Output Delay	-	10	—	μS	(Note 2)	
SY55	TLOCK	PLL Start-up Time	—	100	—	μS		
SY65	Tost	Oscillator Start-up Time	_	1024	_	Tosc		
SY71	Трм	Program Memory Wake-up Time	_	1	—	μS	Sleep wake-up with PMSLP = 0	
SY72	Tlvr	Low-Voltage Regulator Wake-up Time	—	250	—	μS		

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: This applies to PIC24FV16KMXXX devices only.

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Comments
300	TRESP	Response Time ^{*(1)}	_	150	400	ns	
301	Тмс2оv	Comparator Mode Change to Output Valid [*]	—	—	10	μs	

TABLE 27-26: COMPARATOR TIMING REQUIREMENTS

Parameters are characterized but not tested.

*

Note 1: Response time is measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 27-27: COMPARATOR VOLTAGE REFERENCE SETTLING TIME SPECIFICATIONS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Comments
VR310	TSET	Settling Time ⁽¹⁾			10	μS	

Note 1: Settling time is measured while CVRSS = 1 and the CVR<3:0> bits transition from '0000' to '1111'.

FIGURE 27-10: CAPTURE/COMPARE/PWM TIMINGS (MCCPx, SCCPx MODULES)




TABLE 27-28: CAPTURE/COMPARE/PWM REQUIREMENTS (MCCPx, SCCPx MODULES)

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
50	TCLKL	CCPx Time Base Clock Source Low Time	Tcy/2		ns	
51	ТсікН	CCPx Time Base Clock Source High Time	Tcy/2	_	ns	
52	TCLK	CCPx Time Base Clock Source Period	Тсү	_	ns	
53	TccL	CCPx Capture or Gating Input Low Time	TCLK	_	ns	
54	ТссН	CCPx Capture or Gating Input High Time	TCLK	_	ns	
55	TCCP	CCPx Capture or Gating Input Period	2 * Tclk/N	_	ns	N = Prescale Value (1, 4 or 16)

FIGURE 27-11: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)




TABLE 27-29: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
73	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	_	ns	
74	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	40	—	ns	
75	TDOR	SDOx Data Output Rise Time	—	25	ns	
76	TDOF	SDOx Data Output Fall Time	_	25	ns	
78	TscR	SCKx Output Rise Time (Master mode)	_	25	ns	
79	TscF	SCKx Output Fall Time (Master mode)	—	25	ns	
	Fsck	SCKx Frequency	_	10	MHz	




TABLE 27-30: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
73	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	35	—	ns	
74	TscH2dlL, TscL2dlL	Hold Time of SDIx Data Input to SCKx Edge	40	—	ns	
75	TDOR	SDOx Data Output Rise Time	—	25	ns	
76	TDOF	SDOx Data Output Fall Time	—	25	ns	
78	TscR	SCKx Output Rise Time (Master mode)	—	25	ns	
79	TscF	SCKx Output Fall Time (Master mode)	_	25	ns	
81	TDOV2scH, TDOV2scL	SDOx Data Output Setup to SCKx Edge	Тсү	—	ns	
	Fsck	SCKx Frequency	_	10	MHz	




FIGURE 27-13: EXAMPLE SPI SLAVE MODE TIMING (CKE = 0)

TABLE	27-31: I	EXAMPLE SI	REQUIRE	MENTS	(SLAVE M	ODE TIMING	i, CKE	E = 0)	

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input		3 Тсү		ns	
70A	TssL2WB	SSx to Write to SSPxBUF		3 Тсү	_	ns	
71	TscH	SCKx Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCKx Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx	20		ns		
73A	Тв2в	Last Clock Edge of Byte 1 to the First Clock Edge of Byte 2		1.5 Tcy + 40	_	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge		40	_	ns	
75	TDOR	SDOx Data Output Rise Time		_	25	ns	
76	TDOF	SDOx Data Output Fall Time		—	25	ns	
77	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	e	10	50	ns	
80	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge		—	50	ns	
83	TscH2ssH, TscL2ssH	SSx ↑ After SCKx Edge		1.5 Tcy + 40	_	ns	
	Fsck	SCKx Frequency		—	10	MHz	

Note 1: Requires the use of Parameter 73A.

2: Only if Parameters 71A and 72A are used.





TABLE 27-32: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{\mathrm{SSx}}\downarrow$ to SCKx \downarrow or SCKx \uparrow Input		3 Тсү		ns	
70A	TssL2WB	SSx to Write to SSPxBUF		3 Tcy		ns	
71	TscH	SCKx Input High Time	Continuous	1.25 Tcy + 30		ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCKx Input Low Time	CKx Input Low Time Continuous 1		—	ns	
72A		Slave mode) Single Byte		40	_	ns	(Note 1)
73A	Тв2в	Last Clock Edge of Byte 1 to the First	1.5 TCY + 40	—	ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SC	Kx Edge	40		ns	
75	TDOR	SDOx Data Output Rise Time			25	ns	
76	TDOF	SDOx Data Output Fall Time		—	25	ns	
77	TssH2doZ	SSx ↑ to SDOx Output High-Impeda	ance	10	50	ns	
80	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx	Edge	—	50	ns	
82	TssL2doV	SDOx Data Output Valid After $\overline{\text{SSx}} \downarrow \text{Edge}$		_	50	ns	
83	TscH2ssH, TscL2ssH			1.5 Tcy + 40	_	ns	
	FSCK	SCKx Frequency		—	10	MHz	

Note 1: Requires the use of Parameter 73A.

2: Only if Parameters 71A and 72A are used.







TABLE 27-33: I²C[™] BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	4700		ns	Only relevant for Repeated
		Setup Time	400 kHz mode	600	_		Start condition
91	THD:STA	Start Condition	100 kHz mode	4000	—	ns	After this period, the first
		Hold Time	400 kHz mode	600	_		clock pulse is generated
92	Tsu:sto	Stop Condition	100 kHz mode	4700	_	ns	
		Setup Time	400 kHz mode	600	—		
93	THD:STO	Stop Condition	100 kHz mode	4000	_	ns	
		Hold Time	400 kHz mode	600	_		

FIGURE 27-16: I²C[™] BUS DATA TIMING



Param. No.	Symbol	Characteris	tic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	4.0	—	μS	Must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	—	μS	Must operate at a minimum of 10 MHz
			MSSPx module	1.5 TCY	_	_	
101 TLOW	TLOW	Clock Low Time	100 kHz mode	4.7	—	μS	Must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	—	μS	Must operate at a minimum of 10 MHz
			MSSPx module	1.5 TCY	—	_	
102	TR	SDAx and SCLx Rise Time	100 kHz mode	—	1000	ns	
			400 kHz mode	20 + 0.1 CB	300	ns	CB is specified to be from 10 to 400 pF
103	TF SDAx and SCLx	SDAx and SCLx Fall Time	100 kHz mode	—	300	ns	
			400 kHz mode	20 + 0.1 CB	300	ns	CB is specified to be from 10 to 400 pF
90	TSU:STA	Start Condition Setup Time	100 kHz mode	4.7	_	μS	Only relevant for Repeated
			400 kHz mode	0.6	—	μs	Start condition
91	THD:STA	Start Condition Hold Time	100 kHz mode	4.0	—	μs	After this period, the first clock
			400 kHz mode	0.6	—	μS	pulse is generated
106	THD:DAT	Data Input Hold Time	100 kHz mode	0		ns	
			400 kHz mode	0	0.9	μS	
107	TSU:DAT	Data Input Setup Time	100 kHz mode	250	_	ns	(Note 2)
			400 kHz mode	100	—	ns	
92	TSU:STO	Stop Condition Setup Time	100 kHz mode	4.7	—	μS	
			400 kHz mode	0.6	—	μS	
109	ΤΑΑ	Output Valid from Clock	100 kHz mode	—	3500	ns	(Note 1)
			400 kHz mode	—	—	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7		μS	Time the bus must be free before
			400 kHz mode	1.3	—	μS	a new transmission can start
D102	Св	Bus Capacitive Loading		—	400	pF	

TABLE 27-34:	I ² C™ BUS DATA REQUIREMENTS	(SLAVE MODE)	
--------------	---	--------------	--

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCLx to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I²C[™] bus device can be used in a Standard mode I²C bus system, but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCLx line is released.

FIGURE 27-17: MSSPx I²C[™] BUS START/STOP BITS TIMING WAVEFORMS




TABLE 27-35: I²C[™] BUS START/STOP BITS REQUIREMENTS (MASTER MODE)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions	
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	Only relevant for	
	Setup Time		400 kHz mode	2(Tosc)(BRG + 1)	_		Repeated Start condition	
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	After this period, the	
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		first clock pulse is generated	
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns		
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	—			
93	THD:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns		
	Hold Time		400 kHz mode	2(Tosc)(BRG + 1)				




TABLE 27-36: I²C[™] BUS DATA REQUIREMENTS (MASTER MODE)

Param. No.	Symbol	Charac	teristic	Min	Max	Units	Conditions	
100	Thigh	Clock High Time	100 kHz mode	2(Tosc)(BRG + 1)	_	_		
			400 kHz mode	2(Tosc)(BRG + 1)		_		
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)				
			400 kHz mode	2(Tosc)(BRG + 1)	_	_		
102	Tr	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
103	TF	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	_	Only relevant for Repeated	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_	—	Start condition	
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)			After this period, the first	
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)			clock pulse is generated	
106	THD:DAT	Data Input	100 kHz mode	0	_	ns		
		Hold Time	400 kHz mode	0	0.9	μS		
107	TSU:DAT	Data Input	100 kHz mode	250	_	ns	(Note 1)	
		Setup Time	400 kHz mode	100	_	ns		
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	—		
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_	—		
109	ΤΑΑ	Output Valid	100 kHz mode	—	3500	ns		
		from Clock	400 kHz mode	—	1000	ns		
110	TBUF	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be free	
			400 kHz mode	1.3	_	μS	before a new transmission can start	
D102	Св	Bus Capacitive L	oading		400	pF		

Note 1: A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but Parameter 107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, Parameter 102 + Parameter 107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCLx line is released.

AC CH	ARACTER	ISTICS	Standard Operation	$\label{eq:conditions: 1.8V to 3.6V (PIC24F16KM204)} \\ \textbf{2.0V to 5.5V (PIC24FV16KM204)} \\ \textbf{mperature} & -40^\circ\text{C} \leq \text{TA} \leq +85^\circ\text{C} \text{ for Industrial} \\ -40^\circ\text{C} \leq \text{TA} \leq +125^\circ\text{C} \text{ for Extended} \\ \end{array}$			PIC24FV16KM204) +85°C for Industrial
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions
			Device S	Supply			
AD01	AVDD	Module VDD Supply	Greater of: VDD – 0.3 or 1.8		Lesser of: VDD + 0.3 or 3.6	V	PIC24FXXKMXXX devices
			Greater of: VDD – 0.3 or 2.0		Lesser of: VDD + 0.3 or 5.5	V	PIC24FVXXKMXXX devices
AD02	AVss	Module Vss Supply	Vss – 0.3	_	Vss + 0.3	V	
			Reference	e Input	s		
AD05	VREFH	Reference Voltage High	AVss + 1.7	_	AVDD	V	
AD06	VREFL	Reference Voltage Low	AVss		AVDD – 1.7	V	
AD07	VREF	Absolute Reference Voltage	AVss – 0.3		AVDD + 0.3	V	
AD08	IVREF	Reference Voltage Input Current	—	1.25	—	mA	
AD09	Zvref	Reference Input Impedance	—	10k	—	Ω	
	•		Analog	Input			
AD10	VINH-VINL	Full-Scale Input Span	VREFL	_	VREFH	V	(Note 2)
AD11	Vin	Absolute Input Voltage	AVss – 0.3	_	AVDD + 0.3	V	
AD12	VINL	Absolute Vın∟ Input Voltage	AVss – 0.3	_	AVDD/2	V	
AD17	RIN	Recommended Impedance of Analog Voltage Source			1k	Ω	12-bit
	-		A/D Acc	uracy			
AD20b	NR	Resolution	_	12		bits	
AD21b	INL	Integral Nonlinearity	—	±1	±9	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V
AD22b	DNL	Differential Nonlinearity		±1	±5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V
AD23b	Gerr	Gain Error	_	±1	±9	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V
AD24b	EOFF	Offset Error	—	±1	±5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V
AD25b		Monotonicity ⁽¹⁾	—	_	_	_	Guaranteed

TABLE 27-37: A/D MODULE SPECIFICATIONS

 $\label{eq:Note_1:} \textbf{Note_1:} \quad \text{The A/D conversion result never decreases with an increase in the input voltage.}$

2: Measurements are taken with external VREF+ and VREF- used as the A/D voltage reference.




TABLE 27-38: A/D CONVERSION TIMING REQUIREMENTS⁽¹⁾

			Standard Operating Conditions: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204)						
AC CHA	ARACTI	ERISTICS	Operating temperature -40°			-40°C	$C \le TA \le +85^{\circ}C$ for Industrial $C \le TA \le +125^{\circ}C$ for Extended		
Param No.	Sym	Characteristic	Min.	Тур	Max.	Units	Conditions		
	Clock Parameters								
AD50	Tad	A/D Clock Period	600	—	—	ns	Tcy = 75 ns, AD1CON3 in default state		
AD51	TRC	A/D Internal RC Oscillator Period	—	1.67	—	μs			
			Conver	sion Rat	e				
AD55	TCONV	Conversion Time	—	12	—	TAD	10-bit results		
			—	14	—	TAD	12-bit results		
AD56	FCNV	Throughput Rate	—	—	100	ksps			
AD57	TSAMP	Sample Time	_	1	—	TAD			
AD58	TACQ	Acquisition Time	750		—	ns	(Note 2)		
AD59	Tswc	Switching Time from Convert to Sample	—	—	(Note 3)				
AD60	TDIS	Discharge Time	12		—	TAD			
			Clock P	aramete	rs				
AD61	TPSS	Sample Start Delay from Setting Sample bit (SAMP)	2	—	3	Tad			

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

- 2: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD).
- 3: On the following cycle of the device clock.

AC CHARACTERISTICS				perating Co	2.0 -40	ditions: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended			
Param No.	Sym	Characteristic	Min.	Тур	Max.	Units	Comments		
		Resolution	8	—	—	bits			
		DACREF<1:0> Input Voltage Range	AVss + 1.8	—	AVDD	V			
		Differential Linearity Error (DNL)	—	—	±0.5	LSb			
		Integral Linearity Error (INL)	—	—	±1.5	LSb			
		Offset Error	—	—	±0.5	LSb			
		Gain Error	_	—	±3.0	LSb			
		Monotonicity	_	—	—	_	(Note 1)		
		Output Voltage Range	AVss + 50	AVss + 5 to AVpp – 5	AVDD - 50	mV	0.5V input overdrive, no output loading		
		Slew Rate	_	5		V/µs			
		Settling Time	—	10	_	μs			


TABLE 27-39: 8-BIT DIGITAL-TO-ANALOG CONVERTER SPECIFICATIONS

Note 1: DAC output voltage never decreases with an increase in the data code.


28.0 PACKAGING INFORMATION

28.1 Package Marking Information

20-Lead PDIP (300 mil)



20-Lead SSOP (5.30 mm)



20-Lead SOIC (7.50 mm)



20-Lead QFN



Example PIC24F08KM101 -I/Pe3 0 1342M7W






Example



Example




Legend:	XXX Y YY WW NNN (e3)	Product-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	will be	event the full Microchip part number cannot be marked on one line, it carried over to the next line, thus limiting the number of available ters for customer-specific information.



24FV16KM

204/MV® 1342M7W



XXXXXXXX

XXXXXXXX YYWWNNN




28.2 Package Details

The following sections give the technical details of the packages.

20-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES			
	Dimension Limits	MIN	NOM	MAX		
Number of Pins	N		20			
Pitch	е		.100 BSC			
Top to Seating Plane	А	-	-	.210		
Molded Package Thickness	A2	.115	.130	.195		
Base to Seating Plane	A1	.015	-	-		
Shoulder to Shoulder Width	E	.300	.310	.325		
Molded Package Width	E1	.240	.250	.280		
Overall Length	D	.980	1.030	1.060		
Tip to Seating Plane	L	.115	.130	.150		
Lead Thickness	С	.008	.010	.015		
Upper Lead Width	b1	.045	.060	.070		
Lower Lead Width	b	.014	.018	.022		
Overall Row Spacing §	eB	_	-	.430		

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-019B

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimensio	Dimension Limits			MAX	
Number of Pins	Ν	20			
Pitch	е		0.65 BSC		
Overall Height	А	-	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	_	_	
Overall Width	E	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	6.90	7.20	7.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1		1.25 REF		
Lead Thickness	с	0.09	_	0.25	
Foot Angle	φ	0°	4°	8°	
Lead Width	b	0.22	-	0.38	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



		-		-	
	Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	E	0.65 BSC			
Contact Pad Spacing	С		7.20		
Contact Pad Width (X20)	X1			0.45	
Contact Pad Length (X20)	Y1			1.75	
Distance Between Pads	G	0.20			


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2072A

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



TOP VIEW







VIEW A-A

Microchip Technology Drawing C04-094C Sheet 1 of 2

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Jnits	MILLIMETERS			
nits	MIN	NOM	MAX	
N		20		
е		1.27 BSC		
Α	-	-	2.65	
A2	2.05	-	-	
A1	0.10	-	0.30	
E	10.30 BSC			
E1	7.50 BSC			
D	12.80 BSC			
h	0.25	-	0.75	
L	0.40	-	1.27	
L1		1.40 REF		
Θ	0°	-	-	
φ	0°	-	8°	
С	0.20	-	0.33	
b	0.31	-	0.51	
α	5°	-	15°	
β	5°	-	15°	
	N e A A2 A1 E D h L L1 Ø Ø Ø b α	its MIN N \sim e \sim A - A2 2.05 A1 0.10 E \sim E1 \sim D \sim h 0.25 L 0.40 L1 \sim Θ \circ° φ \circ° c 0.20 b 0.31 α 5°	MIN NOM N 20 e 1.27 BSC A - A2 2.05 A1 0.10 E 10.30 BSC E1 7.50 BSC D 12.80 BSC h 0.25 L 0.40 L1 1.40 REF Θ 0° φ 0° c 0.20 b 0.31 α 5°	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-094C Sheet 2 of 2

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		9.40	
Contact Pad Width (X20)	Х			0.60
Contact Pad Length (X20)	Y			1.95
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.45		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2094A

20-Lead Plastic Quad Flat, No Lead Package (ML) – 4x4x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	Units		MILLIMETERS		
Dimension	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		20		
Pitch	е		0.50 BSC		
Overall Height	А	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3		0.20 REF		
Overall Width	Е		4.00 BSC		
Exposed Pad Width	E2	2.60	2.70	2.80	
Overall Length	D		4.00 BSC		
Exposed Pad Length	D2	2.60	2.70	2.80	
Contact Width	b	0.18	0.25	0.30	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	_	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.


3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-126B

20-Lead Plastic Quad Flat, No Lead Package (ML) - 4x4 mm Body [QFN] With 0.40 mm Contact Length





Units		MILLIMETERS		
Dimensio	Dimension Limits		NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	W2			2.50
Optional Center Pad Length	T2			2.50
Contact Pad Spacing	C1	3.93		
Contact Pad Spacing	C2		3.93	
Contact Pad Width	X1			0.30
Contact Pad Length	Y1			0.73
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2126A

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensior	n Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	_	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimensio	Dimension Limits		NOM	MAX	
Number of Pins	Ν		28		
Pitch	е		0.65 BSC		
Overall Height	Α	-	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	_	
Overall Width	E	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	9.90	10.20	10.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1		1.25 REF		
Lead Thickness	с	0.09	-	0.25	
Foot Angle	φ	0°	4°	8°	
Lead Width	b	0.22	-	0.38	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimensio	Dimension Limits		NOM	MAX	
Contact Pitch	E	0.65 BSC			
Contact Pad Spacing	С		7.20		
Contact Pad Width (X28)	X1			0.45	
Contact Pad Length (X28)	Y1			1.75	
Distance Between Pads	G	0.20			


Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









Microchip Technology Drawing C04-052C Sheet 1 of 2

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		1.27 BSC	
Overall Height	A	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (Optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1		1.40 REF	
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.18	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		MILLIMETERS		
Dimensio	Dimension Limits		NOM	MAX	
Contact Pitch	E	1.27 BSC			
Contact Pad Spacing	С		9.40		
Contact Pad Width (X28)	Х			0.60	
Contact Pad Length (X28)	Y			2.00	
Distance Between Pads	Gx	0.67			
Distance Between Pads	G	7.40			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		0.65 BSC	
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.20
Contact Width	b	0.23	0.30	0.35
Contact Length	L	0.50	0.55	0.70
Contact-to-Exposed Pad	К	0.20	-	_

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.25
Optional Center Pad Length	T2			4.25
Contact Pad Spacing	C1		5.70	
Contact Pad Spacing	C2		5.70	
Contact Pad Width (X28)	X1			0.37
Contact Pad Length (X28)	Y1			1.00
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimens	sion Limits	MIN	NOM	MAX	
Number of Leads	Ν	44			
Lead Pitch	е	0.80 BSC			
Overall Height	А	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	ф	0°	3.5°	7°	
Overall Width	E	12.00 BSC			
Overall Length	D	12.00 BSC			
Molded Package Width	E1	10.00 BSC			
Molded Package Length	D1	10.00 BSC			
Lead Thickness	С	0.09	_	0.20	
Lead Width	b	0.30	0.37	0.45	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

44-Lead Plastic Thin Quad Flatpack (PT) 10X10X1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units MILLIMETERS			
Dimension Limits		MIN		MAX
Contact Pitch	E			
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076B

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-103C Sheet 1 of 2

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	Ν	44			
Pitch	е	0.65 BSC			
Overall Height	Α	0.80 0.90 1.00			
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3	0.20 REF			
Overall Width	Е	8.00 BSC			
Exposed Pad Width	E2	6.25 6.45 6.60			
Overall Length	D	8.00 BSC			
Exposed Pad Length	D2	6.25	6.45	6.60	
Terminal Width	b	0.20	0.30	0.35	
Terminal Length	L	0.30	0.40	0.50	
Terminal-to-Exposed-Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension. usually without tolerance. for information purposes only.

Microchip Technology Drawing C04-103C Sheet 2 of 2

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	Е		0.65 BSC		
Optional Center Pad Width	W2			6.60	
Optional Center Pad Length	T2			6.60	
Contact Pad Spacing	C1		8.00		
Contact Pad Spacing	C2		8.00		
Contact Pad Width (X44)	X1			0.35	
Contact Pad Length (X44)	Y1			0.85	

G

0.25

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


Distance Between Pads

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103B

48-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 6x6x0.5 mm Body [UQFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-153A Sheet 1 of 2

48-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 6x6x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension Limits		MIN	NOM	MAX	
Number of Pins	Ν	48			
Pitch	е		0.40 BSC		
Overall Height	А	0.45 0.50 0.55			
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.127 REF			
Overall Width	Е	6.00 BSC			
Exposed Pad Width	E2	4.45 4.60 4.75			
Overall Length	D	6.00 BSC			
Exposed Pad Length	D2	4.45	4.60	4.75	
Contact Width	b	0.15	0.20	0.25	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	ĸ	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-153A Sheet 2 of 2

48-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) - 6x6 mm Body [UQFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	0.40 BSC			
Optional Center Pad Width	W2			4.45	
Optional Center Pad Length	T2			4.45	
Contact Pad Spacing	C1	6.00			
Contact Pad Spacing	C2		6.00		
Contact Pad Width (X28)	X1			0.20	
Contact Pad Length (X28)	Y1			0.80	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2153A

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (February 2013)

Original data sheet for the PIC24FV16KM204 family of devices.

Revision B (July 2013)

Updates all references to PGCx and PGDx pin functions throughout the document to PGECx and PGEDx.

Updates **Section 4.0** "**Memory Organization**" to change bit 12 in the following registers to reserved ("r" designation):

- CCP1CON1L (Table 4-8)
- CCP2CON1L (Table 4-9)
- CCP3CON1L (Table 4-10)
- CCP4CON1L (Table 4-11)
- CCP5CON1L (Table 4-12)

Updates Section 13.0 "Capture/Compare/PWM/ Timer Modules (MCCP and SCCP)":

- Replaces bit 12 of CCPxCON1L (CCPSLP) and its description with a reserved bit
- Removes references to asynchronous operation in Sleep mode (and in other occurrences throughout the document)
- Modifies Section 13.1 "Time Base Generator" to add synchronous operation limitations; adds Table 13-1 to list valid clock options for all operating modes
- Removes the system clock as a time base input option
- Removes external input sources, comparators and CTMU as synchronization sources in Table 13-6; clarifies that other selected sources must be synchronous

Removes the input buffer from the band gap reference input in Figure 20-1.

Adds BUFCON0 register description (Register 20-2) to Section 20.0 "8-Bit Digital-to-Analog Converter (DAC)".

Changes references to internal band gap voltages (VBG, VBG/2 and BGBUF0) in Section 20.0 "8-Bit Digital-to-Analog Converter (DAC)" and Section 22.0 "Comparator Module" to BGBUF1.

Adds minimum VDD conditions for VBG specification in Table 27-15 (Internal Voltage Regulator Specifications).

Other minor typographical corrections throughout the document.

INDEX

1	•
r	١

A/D	
Buffer Data Formats	. 225
Control Registers	. 212
AD1CHITH/L	. 212
AD1CHS	. 212
AD1CON1	. 212
AD1CON2	. 212
AD1CON3	. 212
AD1CON5	. 212
AD1CSSH/L	. 212
AD1CTMENH/L	. 212
Sampling Requirements	. 223
Transfer Function	. 224
AC Characteristics	
8-Bit DAC Specifications	. 296
A/D Conversion Requirements	. 295
A/D Module Specifications	. 294
Capacitive Loading Requirements on	
Output Pins	. 279
CLKO and I/O Requirements	. 282
External Clock Requirements	. 280
Internal RC Accuracy	. 281
Internal RC Oscillator Specifications	. 281
Load Conditions and Requirements	. 279
PLL Clock Specification	. 281
Reset, Watchdog Timer. Oscillator Start-up Timer,	
Power-up Timer, Brown-out Reset	
Requirements	. 284
Temperature and Voltage Specifications	. 279
Assembler	
MPASM Assembler	. 262

В

Block Diagrams	
12-Bit A/D Converter	210
12-Bit A/D Converter Analog Input Model	223
16-Bit Timer1	
32-Bit Timer Mode	146
Accessing Program Memory with	
Table Instructions	65
CALL Stack Frame	63
CLCx Input Source Selection	197
CLCx Logic Function Combinatorial Options	
CLCx Module	195
Comparator Voltage Reference	239
Comparator x Module	235
Conceptual MCCPx/SCCPx Modules	143
CPU Programmer's Model	
CTMU Connections, Internal Configuration for	
Capacitance Measurement	242
CTMU Connections, Internal Configuration for	
Pulse Delay Generation	243
CTMU Connections, Internal Configuration for	
Time Measurement	242
Data Access from Program Space Address Gen 64	eration
Data EEPROM Addressing with TBLPAG and	
NVM Registers	75
Dual 16-Bit Timer Mode	145
High/Low-Voltage Detect (HLVD)	207
Individual Comparator Configurations	
Input Capture x Module	148

MCLR Pin Connections Example	30
MSSPx (I ² C Master Mode)	161
MSSPx (I ² C Mode)	161
MSSPx (SPI Mode)	160
On-Chip Voltage Regulator Connections	257
Output Compare x Module	147
PIC24F CPU Core	36
PIC24FXXXXX Family (General)	19
PSV Operation	
Recommended Minimum Connections	29
Reset System	79
RTCC Module	181
Series Resistor	132
Shared I/O Port Structure	137
Simplified Single DACx Module	229
Simplified UARTx	173
Single Operational Amplifier	233
SPI Master/Slave Connection	
Suggested Oscillator Circuit Placement	33
System Clock	
Table Register Addressing	
Timer Clock Generator	
Watchdog Timer (WDT)	258
Brown-out Reset	
Trip Points	269

С

C Compilers
MPLAB XC Compilers
Capture/Compare/PWM/Timer
Auxiliary Output 149
General Purpose Timer 145
Input Capture Mode 148
Output Compare Mode 147
Synchronization Sources 153
Time Base Generator 144
Capture/Compare/PWM/Timer (MCCP, SCCP) 143
Charge Time Measurement Unit. See CTMU.
CLC
Control Registers 198
Code Examples
Assembly Code Sequence for Clock Switching 128
C Code Power-Saving Entry 131
C Code Sequence for Clock Switching 128
Data EEPROM Bulk Erase77
Data EEPROM Unlock Sequence73
Erasing a Program Memory Row,
Assembly Language70
Erasing a Program Memory Row, C Language 70
I/O Port Write/Read 140
Initiating a Programming Sequence,
Assembly Language72
Initiating a Programming Sequence, C Language 72
Loading the Write Buffers, Assembly Language 71
Loading the Write Buffers, C Language
Reading Data EEPROM Using
TBLRD Command78
Setting the RTCWREN Bit in 'C' 182
Setting the RTCWREN Bit in Assembly 182
Single-Word Erase76
Single-Word Write to Data EEPROM77
Ultra Low-Power Wake-up Initialization
Code Protection
Comparator

Comparator Voltage Reference	239
Configuring	239
Configurable Logic Cell (CLC)	195
Configuration Bits	
CPU	
ALU	39
Control Registers	38
Core Registers	36
Programmer's Model	35
CTMU	
Measuring Capacitance	241
Measuring Time	242
Pulse Generation and Delay	243
Customer Change Notification Service	332
Customer Notification Service	332
Customer Support	332
D	

Data EEPROM Memory73 Erasing76 Operations75 Programming Reading Data EEPROM78 Single-Word Write77 Programming Control Registers NVMADR(U)75 NVMKEY73 Data Memory SFR Space44 Data Space **DC** Characteristics I/O Pin Input Specifications274 Operating Current (IDD)270 Operational Amplifier278 Power-Down Current (IPD)272 Program Memory275 Demo/Development Boards, Evaluation and **Device Features** PIC24F16KM104 Family16 PIC24F16KM204 Family15 PIC24FV16KM104 Family18 PIC24FV16KM204 Family17

Device Overview	13
Core Features	13
Other Special Features	
Pinout Description	
Dual Operational Amplifier	233
E	
Electrical Characteristics	
Absolute Maximum Ratings	265
Thermal Operating Conditions	
Thermal Packaging	
Equations	
A/D Conversion Clock Period	
UARTx Baud Rate with BRGH = 0	174
UARTx Baud Rate with BRGH = 1	174
Errata	11
Examples	
Baud Rate Error Calculation (BRGH = 0)	174
F	
- Flash Program Memory	
Control Registers	68
Enhanced ICSP Operation	
Programming Algorithm	
Programming Operations	
RTSP Operation	
Table Instructions	67
G	
-	
Getting Started Guidelines External Oscillator Pins	
ICSP Pins	
Master Clear (MCLR) Pin	
Power Supply Pins	
Unused I/Os	
Voltage Regulator Pin (VCAP)	
н	
High/Low-Voltage Detect (HLVD)	207
1	
- I/O Ports	
Analog Port Pins Configuration	138
Analog Selection Registers	
Input Change Notification	
Open-Drain Configuration	
Parallel (PIO)	
In-Circuit Debugger	
In-Circuit Serial Programming (ICSP)	
Inter-Integrated Circuit. See I ² C.	
Internet Address	332
Interrupts	
Alternate Interrupt Vector Table (AIVT)	
Control and Status Registers	
Implemented Vectors	
Interrupt Vector Table (IVT)	
Reset Sequence	
Setup Procedures	
Trap Vectors	
Vector Table	

Μ

Master Synchronous Serial Port (MSSP)	159
Microchip Internet Web Site	332
MPLAB Assembler, Linker, Librarian	262
MPLAB ICD 3 In-Circuit Debugger	263
MPLAB PM3 Device Programmer	263
MPLAB REAL ICE In-Circuit Emulator System	263
MPLAB X Integrated Development	
Environment Software	
MPLAB X SIM Software Simulator	263
MPLIB Object Librarian	262
MPLINK Object Linker	262
N	
Near Data Space	

0

127
127
122
123
122
122
128

P Packagir

Packaging	
Details	
Marking	
PICkit 3 In-Circuit Debugger/Programmer	
Power-Saving	135
Power-Saving Features	
Clock Frequency, Clock Switching	131
Coincident Interrupts	
Instruction-Based Modes	131
Idle	
Sleep	131
Retention Regulator (RETREG)	134
Selective Peripheral Control	
Ultra Low-Power Wake-up (ULPWU)	
Voltage Regulator-Based	
Retention Sleep Mode	
Run Mode	
Sleep Mode	134
Product Identification System	
Program and Data Memory	
Access Using Table Instructions	65
Program Space Visibility	66
Program and Data Memory Spaces	
Interfacing, Addressing	63
Program Memory	
Address Space	41
Configuration Word Addresses	
Program Space	
Memory Map	41
Program Verification	
R	
	101
Real-Time Clock and Calendar (RTCC)	
Register Maps A/D	50
ANSEL	
Band Gap Buffer Control	
CLC1-2	

Clock Control	
Comparator	
CPU Core	
CTMU	
DAC1	
DAC2	
ICN	
Interrupt Controller	
MCCP2 MCCP3	
MSSP1 (I ² C/SPI)	
MSSP (I ² C/SPI)	
NVM	
Op Amp 1	
Op Amp 2	
Pad Configuration	
PMD	
PORTA	57
PORTB	57
PORTC	57
Real-Time Clock and Calendar	60
SCCP4	52
SCCP5	53
Timer1	48
UART1	55
UART2	55
Ultra Low-Power Wake-up	62
Registers	
AD1CHITH (A/D Scan Compare Hit,	
High Word)	. 219
AD1CHITL (A/D Scan Compare Hit,	
Low Word)	
AD1CHS (A/D Sample Select)	
AD1CON1 (A/D Control 1)	. 213
AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3)	. 210
AD1CON5 (A/D Control 5)	
AD1CONS (A/D Control 5) AD1CSSH (A/D Input Scan Select, High Word)	
AD1CSSL (A/D Input Scan Select, Low Word)	
AD1CTMENH (CTMU Enable, High Word)	
AD1CTMENL (CTMU Enable, Low Word)	
ALCFGRPT (Alarm Configuration)	
ALMINSEC (Alarm Minutes and	
Seconds Value)	. 190
ALMTHDY (Alarm Month and Day Value)	
ALWDHR (Alarm Weekday and Hours Value)	
AMPxCON (Op Amp x Control)	
ANSA (PORTA Analog Selection)	
ANSB (PORTB Analog Selection)	. 139
ANSC (PORTC Analog Selection)	. 139
BUFCON0 (Internal Voltage Reference	
Control 0)	
CCPxCON1H (CCPx Control 1 High)	
	. 152
CCPxCON1L (CCPx Control 1 Low)	152 150
CCPxCON2H (CCPx Control 2 High)	152 150 155
CCPxCON2H (CCPx Control 2 High) CCPxCON2L (CCPx Control 2 Low)	152 150 155 154
CCPxCON2H (CCPx Control 2 High) CCPxCON2L (CCPx Control 2 Low) CCPxCON3H (CCPx Control 3 High)	152 150 155 154 157
CCPxCON2H (CCPx Control 2 High) CCPxCON2L (CCPx Control 2 Low) CCPxCON3H (CCPx Control 3 High) CCPxCON3L (CCPx Control 3 Low)	152 150 155 154 157 156
CCPxCON2H (CCPx Control 2 High) CCPxCON2L (CCPx Control 2 Low) CCPxCON3H (CCPx Control 3 High) CCPxCON3L (CCPx Control 3 Low) CCPxSTATL (CCPx Status)	152 150 155 154 157 156 158
CCPxCON2H (CCPx Control 2 High) CCPxCON2L (CCPx Control 2 Low) CCPxCON3H (CCPx Control 3 High) CCPxCON3L (CCPx Control 3 Low) CCPxSTATL (CCPx Status) CLCxCONH (CLCx Control High)	152 150 155 154 157 156 158 199
CCPxCON2H (CCPx Control 2 High) CCPxCON2L (CCPx Control 2 Low) CCPxCON3H (CCPx Control 3 High) CCPxCON3L (CCPx Control 3 Low) CCPxSTATL (CCPx Status) CLCxCONH (CLCx Control High) CLCxCONL (CLCx Control Low)	152 150 155 154 157 156 158 199 198
CCPxCON2H (CCPx Control 2 High) CCPxCON2L (CCPx Control 2 Low) CCPxCON3H (CCPx Control 3 High) CCPxCON3L (CCPx Control 3 Low) CCPxSTATL (CCPx Status) CLCxCONH (CLCx Control High) CLCxCONL (CLCx Control Low) CLCxGLSH (CLCx Gate Logic Input Select High)	152 150 155 154 157 156 158 199 198 204
CCPxCON2H (CCPx Control 2 High) CCPxCON2L (CCPx Control 2 Low) CCPxCON3H (CCPx Control 3 High) CCPxCON3L (CCPx Control 3 Low) CCPxSTATL (CCPx Status) CLCxCONH (CLCx Control High) CLCxCONL (CLCx Control Low) CLCxGLSH (CLCx Gate Logic Input Select High) CLCxGLSL (CLCx Gate Logic Input Select Low)	152 150 155 154 157 156 158 199 198 204 202
CCPxCON2H (CCPx Control 2 High) CCPxCON2L (CCPx Control 2 Low) CCPxCON3H (CCPx Control 3 High) CCPxCON3L (CCPx Control 3 Low) CCPxSTATL (CCPx Status) CLCxCONH (CLCx Control High) CLCxCONL (CLCx Control Low) CLCxGLSH (CLCx Gate Logic Input Select High)	152 150 155 154 157 156 158 199 198 204 202 200

CMSTAT (Comparator Status)238
CMxCON (Comparator x Control)
CORCON (CPU Control)
CORCON (CPU Core Control)
CTMUCON1H (CTMU Control 1 High)246
CTMUCON1L (CTMU Control 1 Low)
CTMUCON2L (CTMU Control 2 Low)
CVRCON (Comparator Voltage
Reference Control)
DACxCON (DACx Control)
DEVID (Device ID)255
DEVREV (Device Revision)
FBS (Boot Segment Configuration)249
FGS (General Segment Configuration)250
FICD (In-Circuit Debugger Configuration)
FOSC (Oscillator Configuration)
FOSCSEL (Oscillator Selection Configuration)250
FPOR (Reset Configuration)
FWDT (Watchdog Timer Configuration)252
HLVDCON (High/Low-Voltage Detect Control) 208
IEC0 (Interrupt Enable Control 0)
IEC1 (Interrupt Enable Control 1)
IEC2 (Interrupt Enable Control 2)100
IEC3 (Interrupt Enable Control 3)100
IEC4 (Interrupt Enable Control 4)101
IEC5 (Interrupt Enable Control 5)102
IEC6 (Interrupt Enable Control 6)
IFS0 (Interrupt Flag Status 0)
,
IFS1 (Interrupt Flag Status 1)94
IFS2 (Interrupt Flag Status 2)95
IFS3 (Interrupt Flag Status 3)95
IFS4 (Interrupt Flag Status 4)96
IFS5 (Interrupt Flag Status 5)97
IFS6 (Interrupt Flag Status 6)
INTCON1 (Interrupt Control 1)91
INTCON2 (Interrupt Control 2)
INTCON2 (Interrupt Control 2)
INTTREG (Interrupt Control and Status)118
INTTREG (Interrupt Control and Status)118 IPC0 (Interrupt Priority Control 0)103
INTTREG (Interrupt Control and Status)118 IPC0 (Interrupt Priority Control 0)103
INTTREG (Interrupt Control and Status)118IPC0 (Interrupt Priority Control 0)103IPC1 (Interrupt Priority Control 1)104
INTTREG (Interrupt Control and Status)118IPC0 (Interrupt Priority Control 0)103IPC1 (Interrupt Priority Control 1)104IPC10 (Interrupt Priority Control 10)111
INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112
INTTREG (Interrupt Control and Status)118IPC0 (Interrupt Priority Control 0)103IPC1 (Interrupt Priority Control 1)104IPC10 (Interrupt Priority Control 10)111
INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113
INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114
INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115
INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114
INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 19) 116
INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105
INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117
INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 24) 117
INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 24) 117
INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 3) 106
INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 107
INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 24) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 107 IPC5 (Interrupt Priority Control 5) 108
INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 107
INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 4) 107 IPC5 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 5) 108
INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 4) 107 IPC5 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 6) 109 IPC7 (Interrupt Priority Control 7) 110
INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 24) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 4) 107 IPC5 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 6) 109 IPC7 (Interrupt Priority Control 7) 110 MINSEC (RTCC Minutes and Seconds Value) 188
INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 4) 107 IPC5 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 6) 109 IPC7 (Interrupt Priority Control 7) 110
INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 10) 111 IPC15 (Interrupt Priority Control 12) 112 IPC16 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 24) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 4) 107 IPC5 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 5) 108 IPC7 (Interrupt Priority Control 7) 110 MINSEC (RTCC Minutes and Seconds Value) 188 MTHDY (RTCC Month and Day Value) 187
INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 24) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 7) 110 MINSEC (RTCC Minutes and Seconds Value) 188 MTHDY (RTCC Month and Day Value) 187 NVMCON (Flash Memory Control) 69
INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 19) 116 IPC20 (Interrupt Priority Control 20) 117 IPC20 (Interrupt Priority Control 20) 117 IPC3 (Interrupt Priority Control 20) 106 IPC4 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 106 IPC5 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 7) 110 MINSEC (RTCC Minutes and Seconds Value) 188 MTHDY (RTCC Month and Day Value) 187 NVMCON (Flash Memory Control) 69 NVMCON (Nonvolatile Memory Control)
INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 2) 105 IPC20 (Interrupt Priority Control 20) 117 IPC24 (Interrupt Priority Control 24) 117 IPC3 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 7) 110 MINSEC (RTCC Minutes and Seconds Value) 188 MTHDY (RTCC Month and Day Value) 187 NVMCON (Flash Memory Control) 69
INTTREG (Interrupt Control and Status) 118 IPC0 (Interrupt Priority Control 0) 103 IPC1 (Interrupt Priority Control 1) 104 IPC10 (Interrupt Priority Control 10) 111 IPC12 (Interrupt Priority Control 12) 112 IPC15 (Interrupt Priority Control 15) 113 IPC16 (Interrupt Priority Control 16) 114 IPC18 (Interrupt Priority Control 18) 115 IPC19 (Interrupt Priority Control 19) 116 IPC20 (Interrupt Priority Control 20) 117 IPC20 (Interrupt Priority Control 20) 117 IPC3 (Interrupt Priority Control 20) 106 IPC4 (Interrupt Priority Control 3) 106 IPC4 (Interrupt Priority Control 3) 106 IPC5 (Interrupt Priority Control 5) 108 IPC6 (Interrupt Priority Control 7) 110 MINSEC (RTCC Minutes and Seconds Value) 188 MTHDY (RTCC Month and Day Value) 187 NVMCON (Flash Memory Control) 69 NVMCON (Nonvolatile Memory Control)

PADCFG1 (Pad Configuration Control)1			
RCFGCAL (RTCC Calibration			
and Configuration)	183		
RCON (Reset Control)			
REFOCON (Reference Oscillator Control)	129		
RTCCSWT (RTCC Control/Sample			
Window Timer)			
RTCPWC (RTCC Configuration 2)			
SR (ALU STATUS)	. 38, 89		
SSPxADD (MSSPx Slave Address/Baud			
Rate Generator)	170		
SSPxCON1 (MSSPx Control 1, I ² C Mode)			
SSPxCON1 (MSSPx Control 1, SPI Mode)	165		
SSPxCON2 (MSSPx Control 2, I ² C Mode)	167		
SSPxCON3 (MSSPx Control 3, I ² C Mode)			
SSPxCON3 (MSSPx Control 3, SPI Mode)	168		
SSPxMSK (I ² C Slave Address Mask)	170		
SSPxSTAT (MSSPx Status, I ² C Mode)			
SSPxSTAT (MSSPx Status, SPI Mode)			
T1CON (Timer1 Control)			
ULPWCON (ULPWU Control)			
UxMODE (UARTx Mode)			
UxRXREG (UARTx Receive)			
UxSTA (UARTx Status and Control)	178		
UxTXREG (UARTx Transmit)			
WKDYHR (RTCC Weekday and Hours Value)			
YEAR (RTCC Year Value)	187		
Resets			
Brown-out Reset (BOR)			
Clock Source Selection			
Delay Times			
Device Times			
Low-Power BOR (LPBOR)			
RCON Flag Operation			
SFR States			
Retention Regulator (RETREG)			
Revision History	325		
RTCC			
Alarm Configuration			
Alarm Mask Settings (figure)			
ALRMVAL Register Mappings			
Calibration			
Module Registers			
Mapping			
Clock Source Selection			
Write Lock			
Power Control			
RTCVAL Register Mappings			
Source Clock	181		

S

Serial Peripheral Interface. See SPI Mode.	
SFR Space	
Software Stack	63
SPI Mode	
I/O Pin Configuration	159

т

Timer1	41
Timing Diagrams	T I
A/D Conversion	95
Brown-out Reset Characteristics	84
Capture/Compare/PWM (MCCPx, SCCPx)28	85
CLKO and I/O Timing28	82
Example SPI Master Mode (CKE = 0)28	86
Example SPI Master Mode (CKE = 1)28	37
Example SPI Slave Mode (CKE = 0)28	
Example SPI Slave Mode (CKE = 1)28	
External Clock	
I ² C Bus Data29	
I ² C Bus Start/Stop Bits29	90
MSSPx I ² C Bus Data29	
MSSPx I ² C Bus Start/Stop Bits	92
Reset, Watchdog Timer. Oscillator Start-up Timer,	
Power-up Timer Characteristics	33
Timing Requirements	
Capture/Compare/PWM (MCCPx, SCCPx)28	
Comparator28	
Comparator Voltage Reference Settling Time	
I ² C Bus Data (Slave Mode)29	
I ² C Bus Data Requirements (Master Mode)29	
I ² C Bus Start/Stop Bits (Master Mode)	
I ² C Bus Start/Stop Bits (Slave Mode)	
SPI Mode (Master Mode, CKE = 0)28	
SPI Mode (Master Mode, CKE = 1)28	
SPI Mode (Slave Mode, CKE = 0)28	
SPI Slave Mode (CKE = 1)28	39

UARI	
Baud Rate Generator (BRG) 1	74
Break and Sync Transmit Sequence 1	75
IrDA Support 1	75
IrDA Support 1 Operation of UxCTS and UxRTS Control Pins 1	75
Receiving in 8-Bit or 9-Bit Data Mode 1	
Transmitting in 8-Bit Data Mode 1	75
Transmitting in 9-Bit Data Mode 1	75
Universal Asynchronous Receiver	
Transmitter (UART) 1	73
V	
Voltage Regulator (VREG) 1	34
Voltage-Frequency Graph	
(PIC24F16KM204 Extended) 2	267
Voltage-Frequency Graph	
(PIC24F16KM204 Industrial) 2	266
Voltage-Frequency Graph	
(PIC24FV16KM204 Extended) 2	267
Voltage-Frequency Graph	
(PIC24FV16KM204 Industrial) 2	266
W	
Watchdog Timer (WDT) 2	257

Watchdog Timer (WDT)	257
Windowed Operation	258
WWW Address	332
WWW, On-Line Support	11

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Product Group Pin Count Tape and Reel Fl		 Examples: a) PIC24FV16KM204-I/ML: Wide Voltage Range, General Purpose, 16-Kbyte Program Memory, 44-Pin, Industrial Temp., QFN Package b) PIC24F08KM102-I/SS: Standard Voltage Range, General Purpose with Reduced Feature Set, 8-Kbyte Program Memory, 28-Pin, Industrial Temp., SSOP Package
Architecture	24 = 16-bit modified Harvard without DSP	
Flash Memory Family	F = Standard voltage range Flash program memoryFV = Wide voltage range Flash program memory	
Product Group	KM2 = General Purpose PIC24F Lite Microcontroller KM1 = General Purpose PIC24F Lite Microcontroller with Reduced Feature Set	
Pin Count	01 = 20-pin 02 = 28-pin 04 = 44-pin	
Temperature Range	I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended)	
Package	$\begin{array}{llllllllllllllllllllllllllllllllllll$	
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample	

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Reprinted on recycled paper.

ISBN: 978-1-62077-358-1

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187

Fax: 86-571-2819-3189 China - Hong Kong SAR

Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/12