

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild guestions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer

ON Semiconductor®

November 2016

FAN49100 — 2.5 A, 1.8 MHz, TinyPower™ Buck-Boost Regulator

Features

- 24 μA Typical PFM Quiescent Current
- Above 95% Efficiency
- Total Layout Area = 11.61 mm²
- Input Voltage Range: 2.5 V to 5.5 V
- 1.8 MHz Fixed-Frequency Operation in PWM Mode
- Automatic / Seamless Step-up and Step-down Mode Transitions
- Forced PWM and Automatic PFM/PWM Mode Selection
- 0.5 µA Typical Shutdown Current
- Low Quiescent Current Pass-Through Mode
- Internal Soft-Start and Output Discharge
- Low Ripple and Excellent Transient Response
- Internally Set, Automatic Safety Protections (UVLO, OTP, SCP, OCP)
- Package: 20 Bump, 0.4 mm Pitch WLCSP

Applications

- Smart Phones
- Tablets, Netbooks[®], Ultra-Mobile PCs
- Portable Devices with Li-ion Battery
- 2G/3G/4G Power Amplifiers
- NFC Applications

Description

The FAN49100 is a high efficiency buck-boost switching mode regulator which accepts input voltages either above or below the regulated output voltage. Using full-bridge architecture with synchronous rectification, the FAN49100 is capable of delivering up to 2.5 A at 3.6 V input while regulating the output at 3.3 V. The FAN49100 exhibits seamless transition between step-up and step-down modes reducing output disturbances.

At moderate and light loads, Pulse Frequency Modulation (PFM) is used to operate the device in power-save mode to maintain high efficiency. In PFM mode, the part still exhibits excellent transient response during load steps. At moderate to heavier loads or Forced PWM mode, the regulator switches to PWM fixed-frequency control. While in PWM mode, the regulator operates at a nominal fixed frequency of 1.8 MHz, which allows for reduced external component values.

The FAN49100 is available in a 20-bump 1.615 mm \times 2.015 mm with 0.4 mm pitch WLCSP.




Figure 1. Typical Application

Ordering Information

Part Number	Output Voltage ⁽¹⁾	Output Discharge	Temperature Range	Package	Packing Method	Device Marking
FAN49100AUC330X	3.3 V	Voc	40 to 95°C	20-Ball (WLCSP)	Tape and Reel	FD
FAN49100AUC360X	3.6 V	Yes	-40 to 85°C			FE

Note:

Additional VOUT values are available, contact ON representative.

Block Diagram




Figure 2. Block Diagram

Pin Configuration




Figure 3. Top View (bump down)

Pin Definitions⁽²⁾

Pin#	Name	Description	
A3, A4	PVIN	Power Input Voltage. Connect to input power source. Connect to C _{IN} with minimal path.	
A1	AVIN	Analog Input Voltage. Analog input for device. Connect to C _{IN} and PVIN.	
A2	Enable. A HIGH logic level on this pin forces the device to be enabled. A LOW logic forces the device into shutdown. EN pin can be tied to VIN or driven via a GPIO log voltage.		
B3, B4	SW1	Switching Node 1. Connect to inductor L1.	
E1	AGND	Analog Ground. Control block signal is referenced to this pin. Short AGND to PGND at GND pad of C _{OUT} .	
B1, C1, C2, C3, C4, D1	PGND	Power Ground. Low-side MOSFET of buck and main MOSFET of boost are referenced to this pin. C _{IN} and C _{OUT} should be returned with a minimal path to these pins.	
D2	MODE	Forced PWM / AUTO Mode. HIGH logic level on this pin forces the chip to stay in PWM mode, while LOW logic level allows the chip to automatically switch between PFM and PWM modes. Don't leave the pin floating.	
D3, D4	SW2	Switching Node 2. Connect to inductor L1.	
E2	PG	Power Good. This is an open-drain output and normally High Z. An external pull-up resistor from VOUT can be used to generate a logic HIGH. PG is pulled LOW if output falls out of regulation due to current overload or if thermal protection threshold is exceeded. If EN is LOW, PG is high impedance.	
B2	PT	Pass-Through. HIGH logic level forces Pass-Through mode. A LOW logic level forces normal operation. Don't leave the pin floating.	
E3, E4	VOUT	Output Voltage. Buck-Boost Output. Connect to output load and Cout.	

Note:

2. Refer to Layout Recommendation section located near the end of the datasheet.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol		Parameter			Unit
PVIN/AVIN	PVIN/AVIN Voltage		-0.3	6.5	V
VOUT	VOUT Voltage		-0.3	6.5	V
SW1, SW2	SW Nodes Voltage	SW Nodes Voltage		7.0	V
	Other Pins		-0.3	6.5	V
	Electrostatic	Human Body Model per JESD22-A114	2000		
ESD	Discharge Protection Level	Charged Device Model per JESD22-C101		000	V
TJ	Junction Temperature			+150	°C
T _{STG}	Storage Temperature			+150	°C
TL	Lead Soldering Temperature, 10 Seconds			+260	°C

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. ON does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Тур.	Max.	Unit
PVIN	Supply Voltage Range	2.5		5.5	V
lout	Output Current ⁽³⁾	0		2.5	Α
L	Inductor ⁽⁶⁾		1.0		μH
C _{IN}	Input Capacitance (3,4,5,6)	2	47		μF
Соит	Output Capacitance ^(3,4,5,6)	17	47		μF
T _A	Operating Ambient Temperature	-40		+85	°C
TJ	Operating Junction Temperature	-40		+125	°C

Notes:

- 3. Depends on input and output voltages. Thermal properties of the device should be taken into consideration; refer to Thermal Consideration in the Application Information section.
- 4. Typical value reflects the capacitor value needed to meet minimum requirement. Minimum passive component values indicate effective capacitance which includes temperature, voltage de-rating, tolerance, and stability.
- 5. Output capacitance affects load transient response and loop phase margin; see Application Information section.
- 6. Refer to Additional Application Information section.

Thermal Properties

Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 2s2p with vias JEDEC class boards in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature $T_{J(max)}$ at a given ambient temperature T_A .

Symbol	bol Parameter		Тур.	Max.	Unit
$\theta_{\sf JA}$	Junction-to-Ambient Thermal Resistance ⁽⁷⁾		66		°C/W

Note:

7. See Thermal Considerations in the Application Information section.

Electrical Characteristics (8)

Minimum and maximum values are at PVIN = AVIN = 2.5 V to 5.5 V, T_A = -40°C to +85°C. Typical values are at T_A = 25°C, PVIN = AVIN = V_{EN} = 3.6 V, VOUT = 3.3 V. (9)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
Power Su	pplies					II.	
	Quiescent Current	PFM Mode, $I_{OUT} = 0 \text{ mA}^{(10)}$		24		μA	
ΙQ	Quiescent Current	PT Mode, I _{OUT} = 0 mA		27		μΑ	
I _{SD}	Shutdown Supply Current	EN = GND, PVIN = 3.6 V		0.5	5.0	μA	
V_{UVLO}	Under-Voltage Lockout Threshold	Falling PVIN	1.95	2.00	2.05	V	
V _{UVHYST}	Under-Voltage Lockout Hysteresis			200		mV	
EN, MOD	E, PT				•		
V _{IH}	HIGH Level Input Voltage		1.1			V	
V_{IL}	LOW Level Input Voltage				0.4	V	
I _{IN}	Input Bias Current Into Pin	Input Tied to GND or PVIN		0.01	1.00	μΑ	
PG							
V_{PG}	PG LOW	$I_{PG} = 5 \text{ mA}$			0.4	V	
I _{PG_LK}	PG Leakage Current	$V_{PG} = 5 \text{ V}$			1	μA	
Switching]						
f _{SW}	Switching Frequency	PVIN = 3.6 V, T _A = 25°C	1.6	1.8	2.0	MHz	
I _{p_LIM}	Peak PMOS Current Limit	PVIN = 3.6 V	4.6	5.2	5.9	Α	
Accuracy	,				•		
V	DC Output Voltage Aggress	PVIN = 3.6 V, Forced PWM, I _{OUT} = 0 mA, VOUT = 3.3 V	3.267	3.300	3.333		
V _{OUT_ACC}	DC Output Voltage Accuracy	PVIN = 3.6 V, PFM Mode, I _{OUT} = 0 mA, VOUT = 3.3 V	3.267	3.375	3.458	V	

Notes:

- 8. Refer to Typical Characteristics waveforms/graphs for Closed-Loop data and its variation with input voltage and ambient temperature. Electrical Characteristics reflects Open-Loop steady state data. System Characteristics reflects both steady state and dynamic Close-Loop data associated with the recommended external components.
- 9. Minimum and Maximum limits are verified by design, test, or statistical analysis. Typical (Typ.) values are not tested, but represent the parametric norm.
- 10. Device is not switching.

System Characteristics

The following table is verified by design and bench test while using circuit of Figure 1 with the following external components: L = 1.0 μ H, DFE201612E-1R0M (TOKO), C_{IN} = 47 μ F, C_{OUT} = 2 x 47 μ F, 0603 (1608 metric) CL10A476MQ8NZNE (SEMCO). Typical values are at T_A = 25°C, PVIN = AVIN = V_{EN} = 3.6 V, VOUT = 3.3 V. These parameters are not verified in production.

Symbol	Parameter		Min.	Тур.	Max.	Unit	
Vout_acc	Total Accuracy (Includes DC accuracy and load transient) ⁽¹¹⁾			±5		%	
ΔV_{OUT}	Load Regulation	I _{OUT} = 0.4 A to 2.0 A, PVIN = 3.6 V		-0.10		%/A	
ΔV_{OUT}	Line Regulation	3.0 V ≤ PVIN ≤ 4.2 V, I _{OUT} = 1.5 A		-0.06		%/V	
		PVIN = 4.2 V, VOUT = 3.3 V, I _{OUT} = 1 A, PWM Mode		4			
V _{OUT_RIPPLE}	Ripple Voltage	PVIN = 3.6 V, VOUT = 3.3 V, I _{OUT} = 100 mA, PFM Mode		22		mV	
		$\begin{array}{l} \text{PVIN} = 3.0 \text{ V, VOUT} = 3.3 \text{ V,} \\ \text{I}_{\text{OUT}} = 1 \text{ A, PWM Mode} \end{array}$		14			
	Efficiency	PVIN = 3.0 V, VOUT = 3.3 V, I _{OUT} = 75 mA, PFM		90			
		PVIN = 3.0 V, VOUT = 3.3 V, I _{OUT} = 500 mA, PWM	96 91				
η		$\begin{aligned} \text{PVIN} &= 3.8 \text{ V, VOUT} = 3.3 \text{ V,} \\ \text{I}_{\text{OUT}} &= 100 \text{ mA, PFM} \end{aligned}$				%	
		$\begin{aligned} \text{PVIN} &= 3.8 \text{ V, VOUT} = 3.3 \text{ V,} \\ \text{I}_{\text{OUT}} &= 600 \text{ mA, PWM} \end{aligned}$		96			
		$\begin{aligned} \text{PVIN} &= 3.4 \text{ V, VOUT} = 3.3 \text{ V,} \\ \text{I}_{\text{OUT}} &= 300 \text{ mA, PWM} \end{aligned}$		93			
T_{SS}	Soft-Start	EN HIGH to 95% of Target VOUT, I _{OUT} = 68 mA		260		μs	
	Load Transient	$\begin{aligned} \text{PVIN} &= 3.4 \text{ V, I}_{\text{OUT}} = 0.5 \text{ A} \Leftrightarrow 1 \text{ A,} \\ \text{T}_{\text{R}} &= \text{T}_{\text{F}} = 1 \mu\text{s} \end{aligned}$		±45			
$\Delta V_{ ext{OUT_LOAD}}$		PVIN = 3.4 V, I_{OUT} = 0.5 A \Leftrightarrow 2.0 A, T_R = T_F = 1 μ s, Pulse Width = 577 μ s	h ±125			mV	
$\Delta V_{ extsf{OUT_LINE}}$	Line Transient	PVIN = 3.0 V \Leftrightarrow 3.6 V, T _R = T _F = 10 μ s, I _{OUT} = 1 A		±60		mV	

Note:

11. Load transient is from 0.5 A <-> 1 A.


Typical Characteristics

Voltage

0

500

Unless otherwise noted, PVIN = AVIN = V_{EN} = 3.6 V, VOUT = 3.3 V, L = 1.0 μ H, DFE201612E-1R0M (TOKO), C_{IN} = 47 μ F, C_{OUT} = 2 x 47 μ F, 0603 (1608 metric) CL10A476MQ8NZNE (SEMCO), AUTO Mode.






Figure 4. Efficiency vs. Load

3.350
3.340
3.330
3.320
3.320
3.310
3.300
3.290
3.280
3.270
3.260

Figure 5. Output Regulation vs. Load




Figure 6. Output Regulation vs. Load, PWM Mode

1000

1500

I Load (mA)

2000

2500




Figure 7. Quiescent Current (No Switching) vs. Input Voltage




Figure 8. Quiescent Current (Switching) vs. Input Voltage

Figure 9. Shutdown Current vs. Input Voltage

Unless otherwise noted, PVIN = AVIN = V_{EN} = 3.6 V, VOUT = 3.3 V, L = 1.0 μ H, DFE201612E-1R0M (TOKO), C_{IN} = 47 μ F, C_{OUT} = 2 x 47 μ F, 0603 (1608 metric) CL10A476MQ8NZNE (SEMCO), AUTO Mode.





Figure 10. Output Ripple, VIN = 2.8 V, I_{OUT} = 20 mA, Boost Operation

Figure 11. Output Ripple, VIN = 3.3 V, I_{OUT} = 200 mA, Buck-Boost Operation







Figure 12. Output Ripple, VIN = 4.2 V, I_{OUT} = 20 mA, Buck Operation

Figure 13. Output Ripple, VIN = 2.5 V, I_{OUT} = 1000 mA, Boost Operation







Figure 14. Output Ripple, VIN = 3.3 V, I_{OUT} = 1000 mA, Buck-Boost Operation

Figure 15. Output Ripple, VIN = 4.5 V, I_{OUT} = 1000 mA, Buck Operation

Unless otherwise noted, PVIN = AVIN = V_{EN} = 3.6 V, VOUT = 3.3 V, L = 1.0 μ H, DFE201612E-1R0M (TOKO), C_{IN} = 47 μ F, C_{OUT} = 2 x 47 μ F, 0603 (1608 metric) CL10A476MQ8NZNE (SEMCO), AUTO Mode.




ILOAD (1A/div)

Vout Offset (100mV/div)

Figure 16. Load Transient, 0 mA <--> 1000 mA, 1 μ s Edge, VIN = 3.60 V

Figure 17. Load Transient, 500 mA <--> 1500 mA, 1 μ s Edge, VIN = 3.60 V







Figure 18. Load Transient, 500 mA <--> 1000 mA, 1 μ s Edge, VIN = 3.40 V

Figure 19. Load Transient, 0 mA <--> 2000 mA, 1 µs Edge, VIN = 3.60 V







Figure 20. Load Transient, 0 mA <--> 1500 mA, 10 µs Edge, VIN = 2.80 V, PWM Mode

Figure 21. Load Transient, 0 mA <--> 1500 mA, 10 µs Edge, VIN = 4.20 V, PWM Mode

Unless otherwise noted, PVIN = AVIN = VEN = 3.6 V, VOUT = 3.3 V, L = $1.0 \mu\text{H}$, DFE201612E-1R0M (TOKO), C_{IN} = $47 \mu\text{F}$, C_{OUT} = $2 \times 47 \mu\text{F}$, 0603 (1608 metric) CL10A476MQ8NZNE (SEMCO), AUTO Mode.



Vin 3.0V Offset (500mV/div)


Vout Offset (100mV/div)

Vout

Soony & 10000 | 2.505/4 | 1.48 V

Figure 22. Line Transient, 3.2 <--> 4.0 VIN, 10 μ s Edge, 1000 mA Load

Figure 23. Line Transient, 3.0 <--> 3.6 VIN, 10 μ s Edge, 1500 mA Load, PWM







Figure 24. Line Transient, 3.0 <--> 3.6 VIN, 10 µs Edge, 1000 mA Load, PWM

Figure 25. Startup, VIN = 3.6 V, I_{OUT} = 0 mA






Figure 26. Startup, VIN = 3.6 V, I_{OUT} = 68 mA

Figure 27. Startup, VIN = 3.6 V, I_{OUT} = 1000 mA

Unless otherwise noted, PVIN = AVIN = VEN = 3.6 V, VOUT = 3.3 V, L = 1.0 μ H, DFE201612E-1R0M (TOKO), C_{IN} = 47 μ F, C_{OUT} = 2 x 47 μ F, 0603 (1608 metric) CL10A476MQ8NZNE (SEMCO), AUTO Mode.




Figure 28. Short-Circuit Protection

Application Information

Functional Description

FAN49100 is a fully integrated synchronous, full bridge DC-DC converter that can operate in buck operation (during high PVIN), boost operation (for low PVIN) and a combination of buck-boost operation when PVIN is close to the target VOUT value. The PWM/PFM controller switches automatically and seamlessly between buck, buck-boost and boost modes.

The FAN49100 uses a four-switch operation during each switching period when in the buck-boost mode. Mode operation is as follows: referring to the power drive stage shown in Figure 29, if PVIN is greater than target VOUT, then the converter is in buck mode: Q3 is ON and Q4 is OFF continuously leaving Q1, Q2 to operate as a current-mode controlled PWM converter. If PVIN is lower than target VOUT then the converter is in boost mode with Q1 ON and Q2 OFF continuously, while leaving Q3, Q4 to operate as a current-mode boost converter. When PVIN is near VOUT, the converter goes into a 3-phase operation in which combines a buck phase, a boost phase and a reset phase; all switches are switching to maintain an average inductor volt-second balance.




Figure 29. Simplified Block Diagram

PFM/PWM Mode

The FAN49100 uses a current-mode modulator to achieve smooth transitions between PWM and PFM operation. In Pulsed Frequency Modulation (PFM), frequency is reduced to maintain high efficiency. During PFM operation, the converter positions the output voltage typically 75 mV higher than the nominal output voltage during PWM operation, allowing additional headroom for voltage drop during a load transient from light to heavy load. As the load increased from light loads, the converter enters PWM operation typically at 300 mA of current load. The converter switching frequency is typically 1.8 MHz during PWM operation for moderate to heavy load currents.

PT (Pass-Through) Mode

In Pass-Through mode, all of the switches are not switching and VOUT tracks PVIN (VOUT = PVIN $-I_{\text{OUT}}$ *(Q1_RDSON + Q3_RDSON +LDCR) In PT mode only Over-Temperature (OTP) and Under Voltage Lockout (UVLO) protection circuits are activated. There is no Over-Current Protection (OCP) in PT mode.

Shutdown and Startup

When the EN pin is LOW, the IC is shut down, all internal circuits are off, and the part draws very little current. During shutdown, VOUT is isolated from PVIN. Raising EN pin activates the device and begins the soft-start cycle. During soft-start, the modulator's internal reference is ramped slowly to minimize surge currents on the input and prevent overshoot of the output voltage. If VOUT fails to reach target VOUT value after 1 ms, a FAULT condition is declared.

Over-Temperature (OTP)

The regulator shuts down when the die temperature exceeds 150°C. Restart occurs when the IC has cooled by approximately 20°C.

Output Discharge

When the regulator is disabled and driving the EN pin LOW, a 230 Ω internal resistor is activated between VOUT and GND. The Output Discharge is not activated during a FAULT state condition.

Over-Current Protection (OCP)

If the peak current limit is activated for a typical 700 µs, a FAULT state is generated, so that the IC protects itself as well as external components and load.

FAULT State

The regulator enters the FAULT state under any of the following conditions:

- VOUT fails to achieve the voltage required after soft-start.
- Peak current limit triggers.
- OTP or UVLO are triggered.

Once a FAULT is triggered, the regulator stops switching and presents a high-impedance path between PVIN and VOUT. After waiting 30 ms, a restart is attempted.

Power Good

PG, an open-drain output, is LOW during FAULT state and HIGH for Power Good.

The PG pin is provided for signaling the system when the regulator has successfully completed soft-start and no FAULTs have occurred. PG pin also functions as a warning flag for high die temperature and overload conditions.

- PG is released HIGH when the soft-start sequence is successfully completed.
- PG is pulled LOW when a FAULT is declared.

Any FAULT condition causes PG to be de-asserted.

Thermal Considerations

For best performance, the die temperature and the power dissipated should be kept at moderate values.

The maximum power dissipated can be evaluated based on the following relationship:

$$P_{D(\text{max})} = \left\{ \frac{T_{J(\text{max})} - T_A}{\Theta_{JA}} \right\} \tag{1}$$

where $T_{J(max)}$ is the maximum allowable junction temperature of the die; T_A is the ambient operating temperature; and θ_{JA} is dependent on the surrounding PCB layout and can be improved by providing a heat sink of surrounding copper ground.

The addition of backside copper with through-holes, stiffeners, and other enhancements can help reduce $\theta_{JA}.$ The heat contributed by the dissipation of devices nearby must be included in design considerations. Following the layout recommendation may lower the $\theta_{JA}.$

Additional Application Information

Table 1. Recommended Capacitors

Capacitor	Part Number	Vendor	Value	Case Size	Rating
C _{IN}	CL10A476MQ8NZNE	SEMCO	47 μF	0603 (1608 Metric)	6.3 V
Соит	CL10A476MQ8NZNE	SEMCO	2 x 47 μF	0603 (1608 Metric)	6.3 V

Output Capacitance (Cout) and Input Capacitance (CIN) Stability

The effective capacitance (C_{EFF}) of small, high-value, ceramic capacitors will decrease as bias voltage increases. FAN49100 is guaranteed for stable operation with the minimum value of 17 μ F ($C_{EFF(MIN)}$) output capacitance when using a 1 μ H value inductor and a minimum value of 13 μ F ($C_{EFF(MIN)}$) output capacitance when using a 0.47 μ H value inductor. Furthermore, FAN49100 is guaranteed for stable operation with the minimum value of 2 μ F ($C_{EFF(MIN)}$) input capacitance. De-rating factors should be taken into consideration to ensure selected components meet minimum requirement.

Table 2. Minimum C_{EFF}⁽¹²⁾ Required for Stability

VOUT (V)	I _{LOAD} (A)	Inductor Value	C _{EFF(MIN)}
3.3 V	0 – 2.5 A	1.0 µH	17 µF
3.3 V	0 – 2.5 A	0.47 µH	13 µF

Note:

12. C_{EFF} is defined as the capacitance value during operating conditions and not the capacitor value. A capacitor varies with manufacturer, material, case size, voltage rating and temperature.

Inductor Selection

Recommended nominal inductance value is $1.0~\mu H$. An inductor value of $0.47~\mu H$ can be used but higher peak currents could lead to lower efficiency; however, transient response performance may be improved. FAN49100 employs peak current limiting and the peak inductor current can reach typically 5.2~A for a short duration during overload conditions. Therefore, current saturation value should be taken into consideration when choosing an inductor.

Table 3. Recommended Inductors

Part Number	Vendor	Value	Dimension	Isat	DCR
DFE201610E1R0M		1.0 µH	2.0 mm x 1.6 mm x 1.0 mm	3.9 A	48 mΩ
DFE201612E1R0M	TOKO		2.0 mm x 1.6 mm x 1.2 mm	4.4 A	40 mΩ
DFE201610ER47M	TOKO	0.47 µH ⁽¹³⁾	2.0 mm x 1.6 mm x 1.0 mm	5.3 A	26 mΩ
DFE201612ER47M		(Optional)	2.0 mm x 1.6 mm x 1.2 mm	6.1 A	20 mΩ

Note:

13. When using 0.47 μ H inductor value, one 47 μ F (CL10A476MQ8NZNE) capacitor can be used at the output of the regulator.

Layout Recommendations




Figure 30. Component Placement and Routing for FAN49100




Figure 31. Top Layer Routing for FAN49100




Figure 32. Layer 2 Routing for FAN49100






Figure 33. Layer 3 Routing for FAN49100

Physical Dimensions

This table information applies to the Package drawing on the following page.

Product	D	E	X	Y
FAN49100AUC330X	2.015 ±0.030	1.615 ±0.030	0.2075	0.2075
FAN49100AUC360X	2.015 ±0.030	1.615 ±0.030	0.2075	0.2075





BOTTOM VIEW

- A. NO JEDEC REGISTRATION APPLIES.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCE PER ASMEY14.5M, 2009.
- DATUM C IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
- PACKAGE NOMINAL HEIGHT IS 586 MICRONS ±39 MICRONS (547-625 MICRONS).
- FOR DIMENSIONS D, E, X, AND Y SEE PRODUCT DATASHEET.
- G. DRAWING FILNAME: MKT-UC020AArev4.



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and h

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative