




SUPER-SEMI



SUPER-MOSFET

Super Junction Metal Oxide Semiconductor Field Effect Transistor

700V Super Junction Power MOSFET Gen- II
SS*70R650S2

Rev. 1.0
Jul. 2019

www.supersemi.com.cn



SSF70R650S2/SSP70R650S2/SST70R650S2 700V N-Channel Super-Junction MOSFET Gen-II


Description

SJ-FET is new generation of high voltage MOSFET family that is utilizing an advanced charge balance mechanism for outstanding low on-resistance and lower gate charge performance. This advanced technology has been tailored to minimize conduction loss, provide superior switching performance, and withstand extreme dv/dt rate and higher avalanche energy. SJ-FET is suitable for various AC/DC power conversion in switching mode operation for higher efficiency.


Features

- Multi-Epi process SJ-FET
- 750V @T_J = 150 °C
- Typ. RDS(on) = 0.55Ω
- Ultra Low Gate Charge (typ. Q_g = 13.6nC)
- 100% avalanche tested



SSF70R650S2



SSP70R650S2



SST70R650S2



Absolute Maximum Ratings

Symbol	Parameter	SSP_T70R650S2	SSF70R650S2	Unit
V _{DSS}	Drain-Source Voltage	700		V
I _D	Drain Current -Continuous (TC = 25°C) -Continuous (TC = 100°C)	7.8* 4.9*		A
I _{DM}	Drain Current - Pulsed (Note 1)	31.2		A
V _{GSS}	Gate-Source voltage	±30		V
E _{AS}	Single Pulsed Avalanche Energy (Note 2)	106		mJ
I _{AS}	Avalanche current, repetitive or not-repetitive (pulse width limited by T _J max)	2.7		A
dv/dt	Peak Diode Recovery dv/dt (Note 3)	15		V/ns
dVds/dt	Drain Source voltage slope (V _{ds} =480V)	50		V/ns
P _D	Power Dissipation (TC = 25°C)	80	30	W
T _J , T _{STG}	Operating and Storage Temperature Range	-55 to +150		°C
T _L	Maximum Lead Temperature for Soldering Purpose, 1/16" from Case for 10 Seconds	260		°C

* Drain current limited by maximum junction temperature. Maximum duty cycle D=0.75.

Thermal Characteristics

Symbol	Parameter	SSP_T70R650S2	SSF70R650S2	Unit
R _{θJC}	Thermal Resistance, Junction-to-Case	1.55	4.2	°C/W
R _{θCS}	Thermal Resistance, Case-to-Sink Typ.	0.5	-	°C/W
R _{θJA}	Thermal Resistance, Junction-to-Ambient	62	80	°C/W



Electrical Characteristics TC = 25°C unless otherwise noted

SSF70R650S2/SSP70R650S2/SST70R650S2 700V N-Channel Super-Junction MOSFET Gen-II

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Off Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0V, I _D = 250μA, T _J = 25°C	700	-	-	V
		V _{GS} = 0V, I _D = 250μA, T _J = 150°C	-	750	-	V
ΔBV _{DSS} /ΔT _J	Breakdown Voltage Temperature Coefficient	I _D = 250μA, Referenced to 25°C	-	0.6	-	V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 700V, V _{GS} = 0V -T _C = 125°C	-	-	1 100	μA μA
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 30V, V _{DS} = 0V	-	-	100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = -30V, V _{DS} = 0V	-	-	-100	nA
On Characteristics						
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250μA	2.0	3.0	4.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10V, I _D = 3.5A (TO-220, TO-220F)	-	0.55	0.65	Ω
		V _{GS} = 10V, I _D = 3.5A (TO-252)	-	0.56	0.67	Ω
Dynamic Characteristics						
C _{iss}	Input Capacitance	V _{DS} = 100V, V _{GS} = 0V, f = 1.0MHz	-	480	-	pF
C _{oss}	Output Capacitance		-	22	-	pF
C _{rss}	Reverse Transfer Capacitance		-	1.1	-	pF
Q _g	Total Gate Charge	V _{DS} = 400V, I _D = 7.8A, V _{GS} = 10V (Note 4)	-	13.6	-	nC
Q _{gs}	Gate-Source Charge		-	3.2	-	nC
Q _{gd}	Gate-Drain Charge		-	5.6	-	nC
R _g	Gate resistance	f=1 MHz, open drain	-	9.6	-	Ω
Switching Characteristics						
t _{d(on)}	Turn-On Delay Time	V _{DS} = 400V, I _D = 3.9A R _G = 10Ω, V _{GS} = 10V (Note 4)	-	11	-	ns
t _r	Turn-On Rise Time		-	21	-	ns
t _{d(off)}	Turn-Off Delay Time		-	40	-	ns
t _f	Turn-Off Fall Time		-	31	-	ns
Drain-Source Diode Characteristics and Maximum Ratings						
I _S	Maximum Continuous Drain-Source Diode Forward Current		-	-	7.8	A
I _{SM}	Maximum Pulsed Drain-Source Diode Forward Current		-	-	31.2	A
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0V, I _S = 7.8A	-	0.9	1.4	V
t _{rr}	Reverse Recovery Time	V _{GS} = 0V, V _{DS} = 400V, I _S = 3.9A, dI _F /dt = 100A/μs	-	205	-	ns
Q _{rr}	Reverse Recovery Charge		-	1.4	-	μC
I _{rrm}	Peak Reverse Recovery Current		-	12	-	A

NOTES:


1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. I_D = I_{AS}, V_{DD} = 50V, Starting T_J = 25 °C
3. I_{SD} ≤ I_D, di/dt ≤ 200A/μs, V_{DD} ≤ BV_{DSS}, Starting T_J = 25 °C
4. Essentially Independent of Operating Temperature Typical Characteristics




Typical Performance Characteristics

SSF70R650S2/SSP70R650S2/SST70R650S2 700V N-Channel Super-Junction MOSFET Gen-II


Safe operating area TC=25 °C
TO-220, TO-252




Safe operating area TC=25 °C
TO-220FullIPAK



Typ. output characteristics $T_J=25^\circ C$



Typ. transfer characteristics







Typical Performance Characteristics

SSF70R650S2/SSP70R650S2/SST70R650S2 700V N-Channel Super-Junction MOSFET Gen-II


Typ. drain-source on-state resistance




Typ. gate charge characteristics



Typ. capacitances



Normalized $V_{GS(th)}$ characteristics







Typical Performance Characteristics

SSF70R650S2/SSP70R650S2/SST70R650S2 700V N-Channel Super-Junction MOSFET Gen-II


Normalized on-resistance vs temperature




Forward characteristics of reverse diode



Drain-source breakdown voltage




Power dissipation






Typical Performance Characteristics

Max. transient thermal impedance
TO-220, TO-252



Max. transient thermal impedance
TO-220FullPAK




SSF70R650S2/SSP70R650S2/SST70R650S2 700V N-Channel Super-Junction MOSFET Gen-II




Typical Performance Characteristics

Coss stored energy




Switching times test circuit and waveform for inductive load

Switching times test circuit for inductive load




Switching time waveform




Unclamped inductive load test circuit and waveform

Unclamped inductive load test circuit




Unclamped inductive waveform






Test circuit and waveform for diode characteristics

Test circuit for diode characteristics






Diode recovery waveform







COMMON DIMENSIONS

SYMBOL	MM		
	MIN	NOM	MAX
E	10.00	10.16	10.32
E1	9.94	10.04	10.14
E2	9.36	9.46	9.56
A	4.50	4.70	4.90
A1	2.34	2.54	2.74
A4	2.66	2.76	2.86
A5		1.00REF	
c	0.45	0.50	0.60
D	15.67	15.87	16.07
Q		9.40REF	
H1		6.70REF	
e		2.54BSC	
Φ P		3.18REF	
L	12.78	12.98	13.18
L1	2.83	2.93	3.03
L2	7.70	7.80	7.90
Φ P1	1.40	1.50	1.60
Φ P2	0.95	1.00	1.05
Φ P3		3.45REF	
θ 1	3°	5°	7°
θ 2	-	45°	-
F1	1.00	1.50	2.00
F2	13.80	13.90	14.00
F3	3.20	3.30	3.40
F4	5.30	5.40	5.50
G	7.80	8.00	8.20
G1	6.90	7.00	7.10
G3	1.25	1.35	1.45
b1	1.23	1.28	1.38
b2	0.75	0.80	0.90
K1	0.65	0.70	0.75
R		0.50REF	



COMMON DIMENSIONS

SYMBOL	MM		
	MIN	NDM	MAX
A	4.40	4.57	4.70
A1	1.27	1.30	1.37
A2	2.35	2.40	2.50
b	0.77	0.80	0.90
b2	1.17	1.27	1.36
c	0.48	0.50	0.56
D	15.40	15.60	15.80
D1	9.00	9.10	9.20
DEP	0.05	0.10	0.20
E	9.80	10.00	10.20
E1	-	8.70	-
E2	9.80	10.00	10.20
$\phi P1$	1.40	1.50	1.60
e	2.54BSC		
e1	5.08BSC		
H1	6.40	6.50	6.60
L	12.75	13.50	13.65
L1	-	3.10	3.30
L2	2.50REF		
ϕP	3.50	3.60	3.63
Q	2.73	2.80	2.87
$\theta 1$	5°	7°	9°
$\theta 2$	1°	3°	5°
$\theta 3$	1°	3°	5°



COMMON DIMENSIONS

SYMBOL	MM		
	MIN	NOM	MAX
A	2.20	2.30	2.38
A1	0.00	-	0.10
A2	0.97	1.07	1.17
b	0.72	0.78	0.85
b1	0.71	0.76	0.81
b3	5.23	5.33	5.46
c	0.47	0.53	0.58
c1	0.46	0.51	0.56
D	6.00	6.10	6.20
D1	5.30REF		
E	6.50	6.60	6.70
E1	4.70	4.83	4.92
e	2.286BSC		
H	9.90	10.10	10.30
L	1.40	1.50	1.70
L1	2.90REF		
L2	0.51BSC		
L3	0.90	-	1.25
L4	0.60	0.80	1.00
L5	1.70	1.80	1.90
θ	0°	-	8°
θ1	5°	7°	9°
θ2	5°	7°	9°
K	0.40REF		



DISCLAIMER

SUPER SEMICONDUCTOR reserves the right to make changes WITHOUT further notice to any products herein to improve reliability, function, or design.

For documents and material available from this datasheet, SUPER SEMICONDUCTOR does not warrant or assume any legal liability or responsibility for the accuracy, completeness of any product or technology disclosed hereunder.

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, SUPER SEMICONDUCTOR hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

The products shown herein are not designed for use as critical components in medical, life-saving, or life-sustaining applications, whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. Customers using or selling SUPER SEMICONDUCTOR products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify SUPER SEMICONDUCTOR for any damages arising or resulting from such use or sale.

INFORMATION

For further information on technology, delivery terms and conditions and prices, please contact SUPER SEMICONDUCTOR office or website (www.supersemi.com.cn).