

**30V N-Channel Enhancement Mode**

**GENERAL DESCRIPTION**

The ME45N03T is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance.

**FEATURES**

- $R_{DS(ON)} \leq 14m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 21m\Omega @ V_{GS}=4.5V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability



**APPLICATIONS**

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter

**PIN CONFIGURATION**

(TO-220)

Top View



N-Channel MOSFET

Ordering Information: ME45N03T (Pb-free)

ME45N03T-G (Green product-Halogen free)

**Absolute Maximum Ratings (T<sub>c</sub>=25°C Unless Otherwise Noted)**

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V <sub>DSS</sub>	30	V
Gate-Source Voltage	V <sub>GSS</sub>	±20	V
Continuous Drain Current (T <sub>j</sub> =150°C)	I <sub>D</sub>	T <sub>c</sub> =25°C	58
		T <sub>c</sub> =70°C	48
Pulsed Drain Current	I <sub>DM</sub>	232	A
Maximum Power Dissipation	P <sub>D</sub>	T <sub>c</sub> =25°C	75
		T <sub>c</sub> =70°C	53
Operating Junction Temperature	T <sub>J</sub>	-55 to 175	°C
Thermal Resistance-Junction to Case *	R <sub>θJC</sub>	2	°C/W

\* The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper



## 30V N-Channel Enhancement Mode

Electrical Characteristics (T<sub>A</sub>=25°C Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA	30			V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	1		3	V
I <sub>GSS</sub>	Gate-Body Leakage	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V			±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =30, V <sub>GS</sub> =0V			1	μA
R <sub>DS(ON)</sub>	Drain-Source On-Resistance*	V <sub>GS</sub> =10V, I <sub>D</sub> =20A		11.5	14	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =20A		15	21	
V <sub>SD</sub>	Diode Forward Voltage *	I <sub>SD</sub> =20A, V <sub>GS</sub> =0V		0.9	1.2	V
<b>DYNAMIC</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>DD</sub> =24V, V <sub>GS</sub> =10V, I <sub>D</sub> =20A		20		nC
Q <sub>g</sub>	Total Gate Charge			11.4		
Q <sub>gs</sub>	Gate-Source Charge	V <sub>DD</sub> =24V, V <sub>GS</sub> =5V, I <sub>D</sub> =20A		4.5		
Q <sub>gd</sub>	Gate-Drain Charge			5.3		
R <sub>g</sub>	Gate Resistance	V <sub>DS</sub> =0V, V <sub>GS</sub> =0V, f=1MHz		1.7		Ω
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V, f=1MHz		832		pF
C <sub>oss</sub>	Output Capacitance			133		
C <sub>rss</sub>	Reverse Transfer Capacitance			41		
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =15V, I <sub>D</sub> =10A, V <sub>GS</sub> =5V, R <sub>G</sub> =4.7Ω		22		ns
t <sub>r</sub>	Turn-On Rise Time			31		
t <sub>d(off)</sub>	Turn-Off Delay Time			29		
t <sub>f</sub>	Turn-Off Fall Time			7		

Notes: a. pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.






b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.




Typical Characteristics (T<sub>J</sub> =25°C Noted)



Typical Characteristics (T<sub>J</sub> = 25°C Noted)



**TO-220 Package Outline**



Symbol	MILLIMETERS (mm)	
	MIN	MAX
A	3.50	4.90
A1	1.00	1.40
A2	2.00	3.00
b	0.70	1.40
c	0.35	0.65
D	14.00	16.50
D1	8.30	9.50
E	9.60	10.70
e	2.54 BSC	
L	12.50	15.00
$\varnothing P$	3.60 TYP	
Q	2.50	3.10
b2	1.10	1.80
L1	2.40	3.20

