

XD74LS14 DIP-14 XL74LS14 SOP-14

1 Features


- Operation From Very Slow Edges
- Improved Line-Receiving Characteristics
- High Noise Immunity

2 Applications


- HVAC Gateways
- Residential Ductless Air Conditioning Outdoor Units
- Robotic Controls
- Industrial Stepper Motors
- Power Meter and Power Analyzers
- Digital Input Modules for Factory Automation

3 Description

Each circuit in XD/XL74LS14 functions as an inverter. However, because of the Schmitt-Triggeraction, they have different input threshold levels for positive-going $(\mathsf{V}_\mathsf{T+})$ and negative-going $(\mathsf{V}_\mathsf{T-})$ signals. These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean, jitter-free output signals.



5 Pin Configuration and Functions



Pin Functions

	PIN		
NAME	DIP/SOP	I/O	DESCRIPTION
1A	1	I	Channel 1 input
1Y	2	0	Channel 1 output
2A	3	I	Channel 2 input
2Y	4	0	Channel 2 output
3A	5	I	Channel 3 input
3Y	6	0	Channel 3 output
4A	9	I	Channel 4 input
4Y	8	0	Channel 4 output
5A	11	I	Channel 5 input
5Y	10	0	Channel 5 output
6A	13	I	Channel 6 input
6Y	12	0	Channel 6 output
GND	7	_	Ground
NC	_	_	No internal connection
V _{CC}	14	_	Power supply

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage, V _{CC} ⁽²⁾			7	V
lanut voltage	XD/XL74LS14		5.5	
Input voltage			7	V
Junction temperature, T _J	·		150	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Voltage values are with respect to network ground terminal.

6.2 ESD Ratings

			VALUE	UNIT	
V(ECD)	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1500		
	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±2000	V	

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
.,	V _{CC} Supply voltage	XD/XL74LS14	4.5	5	5.5	V
vcc			4.75	5	5.25	
I High Issuel	High-level output current	XD/XL74LS14			-0.8	mA
I _{OH}	nigri-level output current				-0.4	
		XD/XL74LS14			16	mA
I _{OL} L	Low-level output current				4	
					8	
_	Operating free-air temperature	XD/XL74LS14	-55		125	°C
T _A			0	·	70	

6.4 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TES	TEST CONDITIONS ⁽¹⁾		MIN TYP ⁽²⁾ MAX		UNIT
V _{T+}	V _{CC} = 5 V		1.5	1.7	2	V
VT+		74LS14	1.4	1.6	1.9	v
V_{T-}	V _{CC} = 5 V	742314	0.6	0.9	1.1	V
VT-	vCC = 2 v		0.5	0.8	1	v
Hysteresis (V _{T+} – V _{T-})	V _{CC} = 5 V	0.4	0.8		V	
V _{IK}	$V_{CC} = MIN, I_I = -12 \text{ mA}, XD/X$	(L74LS14			-1.5	V
VIK	$V_{CC} = MIN, I_I = -18 \text{ mA}, XD/X$	(L74LS14			-1.5	V
V	$V_{CC} = MIN, V_I = 0.6 V, I_{OH} = -$	-0.8 mA, XD/XL74LS14	2.4	3.4		V
V _{OH}	$V_{CC} = MIN, V_I = 0.5 V, I_{OH} = -$	-0.4 mA, XD/XL74LS14	2.4	3.4		V
	$V_{CC} = MIN, V_I = 2 V, I_{OL} = 16$	mA, XD/XL74LS14		0.2	0.4	
V _{OL}	V _{CC} = MIN, V _I = 1.9 V	$I_{OL} = 4 \text{ mA}, XD/XL74LS14}$		0.25	0.4	V
		$I_{OL} = 8 \text{ mA}, XD/XL74LS14}$		0.35	0.5	
1	V _{CC} = 5 V, V _I = V _{T+}	XD/XL74LS14		-0.43		A
I _{T+}		XD/XL/4L314		-0.14		mA
1	$V_{CC} = 5 \text{ V}, \text{ V}_{I} = V_{T-} $ XD/XL74LS14	XD/XI 74I S14		-0.56		A
I _T			-0.18		mA	
	$V_{CC} = MAX$, $V_I = 5.5 V$, $XD/XL74LS14$				1	mA
I _I	$V_{CC} = MAX, V_I = 7 V, XD/XL74LS14$				0.1	ША
1	$V_{CC} = MAX, V_{IH} = 2.4 V, XD/X$			40		
I _{IH}	V _{CC} = MAX, V _{IH} = 2.7 V, XD/XL74LS14				20	μA
1	V _{CC} = MAX, V _{IL} = 0.4 V	XD/XL74LS14		-0.8	-1.2	mA
I _{IL}		AD/AL/4LS14			-0.4	ША
los ⁽³⁾	V _{CC} = MAX	VD/VI 741 C4 4	-18		-55	A
IOS		XD/XL74LS14	-20		-100	mA
	V _{CC} = MAX	XD/XL74LS14		22	36	mA
Іссн		AD/AL/4L314		8.6	16	ША
1	V NAAV	XD/XL74LS14		39	60	m^
I _{CCL}	$V_{CC} = MAX$	ADIALI 4LO 14		12	21	mA mA

⁽¹⁾ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

6.5 Switching Characteristics


 $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$, and over operating free-air temperature range (unless otherwise noted; see Figure 13)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	А	Υ	R_L = 400 Ω and C_L = 15 pF, or R_L = 2 k Ω and C_L = 15 pF		15	22	ns
t _{PHL}	А	Y	R_L = 400 Ω and C_L = 15 pF, or R_L = 2 k Ω and C_L = 15 pF		15	22	ns

 ⁽²⁾ All typical values are at V_{CC} = 5 V and T_A = 25°C.
(3) Not more than one output should be shorted at a time.

6.5.1 XD/XL74LS14 Circuits

Data for temperatures below 0°C and above 70°C and supply voltage below 4.75 V and above 5.25 V are applicable for XD/XL74LS14 only.



7 Parameter Measurement Information

7.1 Series XD/XL74LS14 Devices




Figure 7 Load Circuit For 2-State Totem-Pole Outputs




Figure 9 Load Circuit For 3-State Outputs




Figure 11 Voltage Waveforms Setup and Hold Times




Figure 8 Load Circuit For Open-Collector Outputs




Figure 10 Voltage Waveforms Pulse Durations





Figure 12 Voltage Waveforms Propagation Delay Times

Series XD/XL74LS14 Devices (continued)



- A. C_L includes probe and jig capacitance.
- B. All diodes are 1N3064 or equivalent.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. S1 and S2 are closed for t_{PLH}, t_{PHL}, t_{PHZ}, and t_{PLZ}; S1 is open and S2 is closed for t_{PZH}; S1 is closed and S2 is open for t_{PZI}.
- E. The outputs are measured one at a time with one input transition per measurement.

Figure 13 Voltage Waveforms Enable and Disable Times, 3-State Outputs

7.2 Series XD/XL74LS14 Devices




Figure 14 Load Circuit For 2-State Totem-Pole Outputs




Figure 16 Load Circuit For 3-State Outputs




Figure 18 Voltage Waveforms Setup and Hold Times




Figure 15 Load Circuit For Open-Collector Outputs




Figure 17 Voltage Waveforms Pulse Durations





Figure 19 Voltage Waveforms Propagation Delay Times

Series XD/XL74LS14 Devices (continued)



- A. C_L includes probe and jig capacitance.
- B. All diodes are 1N3064 or equivalent.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. S1 and S2 are closed for t_{PLH}, t_{PHL}, t_{PHZ}, and t_{PLZ}; S1 is open and S2 is closed for t_{PZH}; S1 is closed and S2 is open for t_{PZL}.
- E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
- F. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50~\Omega$, $t_f \leq$ 1.5 ns, $t_f \leq$ 2.6 ns.
- G. The outputs are measured one at a time with one input transition per measurement.

Figure 20 Voltage Waveforms Enable and Disable Times, 3-State Outputs

Typical Application (continued)

8 Application Curve





Figure 21 Ideal Capacitor Voltage and Output Voltage With Positive Switching Threshold

8.1 System Examples


Here are some examples of various applications using the XD/XL74LS14 device.



Input V_T.

Figure 22 TTL System Interface For Slow Input Waveforms

Figure 23 Pulse Shaper







Figure 24 Multivibrator

Figure 25 Threshold Detector






Figure 26 Pulse Stretcher

9 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the Recommended Operating Conditions. The V_{CC} terminal must have a good bypass capacitor to prevent power disturbance. TI recommends using a 0.1- μ F capacitor on the V_{CC} terminal, and must be placed as close as possible to the pin for best results.

10 Layout

10.1 Layout Guidelines

When using multiple bit logic devices, inputs must never float. In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such inputs must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they are tied to GND or V_{CC} , whichever makes more sense or is more convenient. Floating outputs are generally acceptable, unless the part is a transceiver.

10.2 Layout Example






Figure 27 Layout Diagram





以上信息仅供参考. 如需帮助联系客服人员。谢谢 XINLUDA