
XD74HC373 DIP-20 XL74HC373 SOP-20

- Wide Operating Voltage Range of 2 V to 6 V
- High-Current 3-State True Outputs Can Drive Up To 15 LSTTL Loads
- Low Power Consumption, 80-μA Max I_{CC}
- Typical t_{pd} = 13 ns

- ±6-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Eight High-Current Latches in a Single Package
- Full Parallel Access for Loading



description/ordering information

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 74HC373 devices are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels that were set up at the D inputs.

description/ordering information (continued)


An output-enable (\overline{OE}) input places the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

FUNCTION TABLE (each latch)

	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q ₀
Н	X	Χ	Z

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC}) (see Note 1)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±35 mA
Continuous current through V _{CC} or GND	±70 mA
Package thermal impedance, θ_{JA} (see Note 2) 74HC373	69°C/W
Storage temperature range, T _{stg}	. –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			7	4HC373		
			MIN	NOM	MAX	UNIT
VCC	Supply voltage		2	5	6	V
		V _{CC} = 2 V	1.5			V
ViH	High-level input voltage	V _{CC} = 4.5 V	3.15			
		V _{CC} = 6 V	4.2			
	Low-level input voltage	V _{CC} = 2 V			0.5	
VIL		V _{CC} = 4.5 V			1.35	V
		VCC = 6 V			1.8	
٧ı	Input voltage		0		VCC	V
٧o	Output voltage		0		VCC	V
	Input transition rise/fall time	V _{CC} = 2 V			1000	
$\Delta t/\Delta v$		V _{CC} = 4.5 V			500	ns
		VCC = 6 V			400	
TA	Operating free-air temperature		-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

24244555	TEST CONDITIONS		,,	T _A = 25°C			74HC373			
PARAMETER	TEST CC	ONDITIONS	vcc	MIN	TYP	MAX	MIN	MAX	UNIT	
			2 V	1.9	1.998		1.9			
		$I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4			
Voн	VI = VIH or VIL		6 V	5.9	5.999		5.9		V	
		$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.84			
		$I_{OH} = -7.8 \text{ mA}$	6 V	5.48	5.8		5.34			
	VI = VIH or VIL	I _{OL} = 20 μA	2 V		0.002	0.1		0.1		
			$I_{OL} = 20 \mu A$	4.5 V		0.001	0.1		0.1	
VOL			6 V		0.001	0.1		0.1	V	
		$I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.33		
		$I_{OL} = 7.8 \text{ mA}$	6 V		0.15	0.26		0.33		
lj	VI = VCC or 0		6 V		±0.1	±100		±1000	nA	
loz	VO = VCC or 0	•	6 V		±0.01	±0.5		±5	μΑ	
Icc	$V_I = V_{CC}$ or 0,	IO = 0	6 V			8		80	μΑ	
C _i			2 V to 6 V		3	10		10	pF	

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		,,	T _A = 2	25°C	74HC	373	
		VCC	MIN	MAX	MIN	MAX	UNIT
t _W Pulse duration		2 V	80		100		ns
	Pulse duration, LE high	4.5 V	16		20		
		6 V	14		17		
	Setup time, data before LE↓	2 V	50		63		ns
t _{su}		4.5 V	10		13		
		6 V	9		11		
	Hold time, data after LE↓	2 V	20		24		
th		4.5 V	10		12		ns
		6 V	10		12		

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	, , , , , , , , , , , , , , , , , , ,	T	λ = 25°C	;	74H0	2373	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	UNIT
			2 V		58	150		190	
	D	Q	4.5 V		15	30		38	
			6 V		13	26		32	
^t pd			2 V		73	175		220	ns
	LE	Any Q	4.5 V		18	35		44	
			6 V		15	30		38	
	ŌĒ	Any Q	2 V		65	150		190	
^t en			Any Q	4.5 V		17	30		38
			6 V		14	26		32	
			2 V		50	150		190	
^t dis	OE Any Q	Any Q	4.5 V		15	30		38	ns
		6 V		13	26		32		
^t t			2 V	·	28	60		75	
		Any Q	4.5 V	·	8	12		15	ns
			6 V		6	10		13	


switching characteristics over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see Figure 1)


DADAMETED	FROM	то	, I	T _A =	= 25°C	;	74H0	2373	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN .	TYP	MAX	MIN	MAX	UNIT
			2 V		82	200		250	
	D	Q	4.5 V		22	40		50	
			6 V		19	34		43	
^t pd	LE	Any Q	2 V		100	225		285	ns
			4.5 V		24	45		57	
			6 V		20	38		48	
			2 V		90	200		250	
t _{en}	ŌĒ	Any Q	4.5 V		23	40		50	ns
			6 V		19	34		43	
			2 V		45	210		265	
t _t		Any Q	4.5 V		17	42		53	ns
,			6 V		13	36		45	


operating characteristics, $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per latch	No load	100	pF

PARAMETER MEASUREMENT INFORMATION











VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES






VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

- NOTES: A. C_L includes probe and test-fixture capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 6 ns, t_f = 6 ns.
 - D. The outputs are measured one at a time with one input transition per measurement.
 - E. tpl 7 and tpH7 are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



7