

## 4-Port PSE Controller for PoE Systems

## Features

- IEEE 802.3AF-2003 and 802.3AT-2009 compliant
- Single DC power supply voltage input (45~57V)
- Wide temperature range: -40°C~+85°C
- Supplies 4 independent power ports
- Built-in power FETs
- I<sup>2</sup>C Bus to access up to 8 x IP804A devices
- Continuous system monitoring for every port
- Independent system parameters setting for every port
- Thermal monitoring and protection
- Built-in 3.3V regulators for external devices
- Built-in Power on Reset
- Configurations: (1) 30W x 4 ports
- Total Current Limit
- Built-in LEDs control
- Built-in EEPROM interface for dumb application
- Package and operation temperature 48 Pin(7mmx7mm) MQFN, -40~85°C

## Application

- 4 port PSE Switch
- 8 port PSE Switch

## **General Description**

IP804A is an 4-port PSE (Power Sourcing Equipment) controller IC for PoE (Power over Ethernet) systems. It integrates power, analog and logic circuits into a single chip, and can be used for Midcap and Endpoint PSE applications.

IP804A meets all IEEE 802.3AF-2003 requirements, such as multi-point resistor detection, PD classification, DC Disconnect, and Back-off for Midcap. It also meets all IEEE 802.3AT-2009 requirements, such as two-event classification and supply maximum 36W per port.

IP804A comprises internal temperature monitoring and thermal protection to protect against junction overheating. The 3.3V regulator is built-in to support external devices. Multiple IP804As can integrate to build an 4 x N ports PSE system, and I<sup>2</sup>C bus uses to collect PD power status from each IP804A to support global power managements.

Multiple IP804As can build a cost effective PHY level PSE system to support PD classification and power management without a host. With a management host, a networked LLDP (Link Layer Discovery Protocol) based multiple IP804As PSE system can be built. Based on LLDP (part of IEEE Std 802.3AT-2009), dynamic power management between PSE and PD can be maintained in real time for power efficiency.

Management switch host has options to communicate IP804As via I<sup>2</sup>C bus for PSE management activities. Opt couplers can be implemented to provide electrical isolations between the host and IP804As for signal communication.



## **Table of Contents**

Features	1
General Description	1
Table of Contents	2
List of Figures	3
List of Tables	3
Revision History	4
1 Pin diagram	5
1.1 IP804A Pin diagram (MQFN48)	. 5
2 IP804A application diagram	6
2.1 Dumb & Smart device application	. 6
3 Block diagram	/
3.1 Blocks Description	. 8
	.9
3.1.2 Per Port Block	10
4 Pin description	11
5 Functional Description	13
5.1 System Reset	13
5.2 Operation modes & System Configuration	14
5.3 I C Slave Internace	10
5.4 EEPROM controller	10
5.5 PSE Sidle Machine	19
5.0 Power Mallager	22
5.6.2 Power Configuration	22
5.6.2 Power Configuration	22
5.6.4 Power Event Handling	20
5.7 Real time Monitor Power Event	27
5.8 Port Status and Interrupt	28
5.9 Total Current Limit	30
5 10 LED Interface	31
6 IP804A Register descriptions	34
7 Electrical Characteristics	38
7.1 Absolute Maximum Ratings	38
7.2 Operating Conditions	38
7.3 Electrical Characteristics for Analog I/O Pins	38
7.4 IEEE802.3 AF/AT Mode Parameters	39
7.5 Digital Electrical Characteristics	42
7.6 AC Timing	43
7.6.1 Power On Sequence and Reset Timing	43
7.6.2 EEPROM Timing	44
7.6.2.1 Data read cycle	44
7.6.2.2 Command cycle	44
7.6.3 I <sup>2</sup> C Timing	45
7.6.3.1 Data read cycle	45
7.6.3.2 Command cycle	45
7.7 Thermal Data	45
8 Order Information	46
9 Package Detail	47
9.1 48 MQFN Outline Dimensions (in mm)	47



## List of Figures

Figure 1	Pin Diagram	5
Figure 2	Application Diagram	6
Figure 3	Block Diagram	7
Figure 4	I <sup>2</sup> C bus read/write cycles diagram	
Figure 5	EEPROM Format	
Figure 6	LED behavior and system diagram of multiple IP804A application	33
Figure 7	Typical Power up Sequence	40
Figure 8	Power on Sequence and Reset Timing Diagram	43
Figure 9	EEPROM Read Cycle Timing Diagram	44
Figure 10	EEPROM Command Cycle Timing Diagram	44
Figure 11	I <sup>2</sup> C Read Cycle Timing Diagram	45
Figure 12	I <sup>2</sup> C Command Cycle Timing Diagram	45
Figure 13	Package Outline Dimensions	

## List of Tables

Table 1	Pin description	11
Table 2	Mode Setting	15
Table 3	Available functions in Operation modes	15
Table 4	Port power off conditions	27
Table 5	Register Page 0 description	34
Table 6	Register Page 1 description	36
Table 7	Electrical Characteristics	38
Table 8	IEEE802.3 AF/AT Mode Parameters	39
Table 9	Digital Electrical Characteristics	42
Table 10	Order Information	46



## **Revision History**

Revision #	Date	Change Description
IP804A-DS-R01	2017/05/02	Initial release



## 1 Pin diagram

## 1.1 IP804A Pin diagram (MQFN48) (7mm X 7mm Top view)



Exposed pad is system GND, must be soldered to PCB ground plane





## 2 IP804A application diagram

## 2.1 Dumb & Smart device application



Figure 2 Application Diagram

Application	MCU	EEPROM	IP804A Mode setting	Reference	
Smart	V	Х	Manual mode	Section 5.3	
Dumb	v	V: update default value	Auto modo	Section 5.4	
Dullip	X	X: use default value	Auto mode	Section 5.4	

V: necessary; X: unnecessary



## 3 Block diagram







## 3.1 Blocks Description

## The blocks of IP804A include global blocks for and per port blocks as below:

Global blocks for 4 ports:

- Reference & Regulator
- I<sup>2</sup>C Interface
- Registers
- Control Management & State Machine
- Power Management
- 10 Bits ADC
- POR & OSC

Per port blocks for individual port:

- Detection
- Classification
- I/V Control & Fold-back
- ♦ Amp
- DC Disconnect
- T sensor & Thermal Shutdown
- Bias
- Power MOSFET



## 3.1.1 Global Blocks

## Reference & Regulator:

The Reference & Regulator generates 2.5V, 3.3V and 5V power for internal use and 3.3V power also can supply typical 6mA current on V3P3 pin for external devices if EnB\_Reg pin is connected to GND. If EnB\_Reg is connected to 3.3V, the internal 3.3V regulator is disabled and V3P3 pin should be connected to an external 3.3V power source.

It also generates 1.25V voltage on VREXT pin, which is connected to ground through an external  $62K\Omega$  resistor, to generate internal bias current.

## > Registers:

The "Registers" provides the 8 bits data for Ilim, Icut programming registers, and all other needing registers per port

#### > Control Management & State Machine:

This block provides all the control procedures to perform PoE function. The "State Machine" implements as specified in the IEEE802.3AF/AT.

#### > Power Management:

The "Power Management" provides power management method to meet PD power requirement, or not to power PD if power is not enough.

## > 10 Bits ADC:

The 10 Bits ADC used to convert analog signals into digital bus for Control Management, State Machine, and Power Management for request.

## > POR & OSC:

The POR generates an internal power on reset signal when V54 is power on. The POR also monitors V3P3, DV3P3, V5, & V54 voltage level. If these voltages level are below specific thresholds, a reset signal generates and resets IP804A.

The OSC is an internal oscillator to generate 8MHz clock for IP804A timing source.

## > I<sup>2</sup>C Interface:

A host (master) can communicates with multiple IP804A (slave) via I<sup>2</sup>C Interface (SCL/EE\_CLK, SDAO, SDAI/EE\_DAT) to collect PD power status to support global power managements and all control requirements.



## 3.1.2 Per Port Block

#### > Detection:

The IP804A uses 4 points detection method to discover PD. It shall accepted resistance as a valid "AF/AT PD" between 19K $\Omega$ and 26.5K $\Omega$ , with a paralleled capacitance small than 0.15uF.

It shall rejects resistance with paralleled capacitance as an invalid "AF/AT PD" small than  $15K\Omega$ , larger than  $33K\Omega$ , or capacitance larger than 10uF.

The specification is as specified in the IEEE802.3AF/AT.

#### > Classification:

The "Classification" is to distinguish the requested power of PD as specified in the IEEE802.3AF/AT. In IEEE 802.3AF, classification is 1-event method. In IEEE 802.3AT, classification is 2-event method.

## > I/V Control:

The "I/V Control" is to control the slew rate during "detection, classification, inrush, short circuit, power off ... and so on", as specified in IEEE802.3AF/AT

When short circuit event occurs, the "I/V control" will reduce the port current instantaneously to protect the power MOSFET from damages.

#### > Amp:

The "AMP" is used to convert the differential voltage between V54 and PortNx into single end voltage. This voltage will be fed into the "Detection, Classification, I/V Control" blocks to perform the IEEE8023AF/AT specifications.

## > DC Disconnect:

The IP804A supports DC Disconnect function according to IEEE 802.3AF-2003 & IEEE 802.3AT-2009 requirement.

This DC Disconnect continuously monitors port current after port inrush time, and disconnects port current when port current is below 7.5mA (typical) for more than 360ms (typical) .Please refer to Tmpdo in table 8 for detail information.

#### > T sensor & Thermal Shutdown:

The "T sensor" senses the temperature of each port, and will shutdown the port current as temperature beyond  $150^{\circ}$ C. When temperature goes down to  $129^{\circ}$ C, the port will start again.

#### Bias:

The "Bias" provides the current & voltage bias for all ports according to control signals.



## 4 Pin description

Туре	Description	Туре	Description
Р	Power or Ground	0	Output
I	Input	OD	Open drain
IL	Input latched upon reset	NC	No connection in internal

## Table 1 Pin description

Pin no.	Label	Туре	Description		
	EPAD	Р	Exposed pad, it should be connected to AGND.		
1	AGND	Р	Analog ground		
2	RS0	-	Port0 current sensing voltage input It should be connected to AGND through a $0.5\Omega\pm1\%$ resistor.		
3	PortN0	_	Port0 negative feeding voltage input.		
4	RS1	Ι	Port1 current sensing voltage input It should be connected to AGND through a $0.5\Omega\pm1\%$ resistor.		
5	PortN1	_	Port1 negative feeding voltage input.		
6	AGND	Ρ	Analog ground		
7	RS2	-	Port2 current sensing voltage input It should be connected to AGND through a $0.5\Omega\pm1\%$ resistor.		
8	PortN2	-	Port2 negative feeding voltage input.		
9	RS3	Ι	Port0 current sensing voltage input It should be connected to AGND through a $0.5\Omega\pm1\%$ resistor.		
10	PortN3	_	Port0 negative feeding voltage input.		
11	AGND	Ρ	Analog ground		
12	AGND	Р	Analog ground		
13	SCAN0	Ι	Operation mode, please refer to section 5.2 table 2 for more detail information.		
14	SCAN1	Ι	Operation mode, please refer to section 5.2 table 2 for more detail information. It should be connected to AGND for normal operation.		
15	Vrext	0	Connecting to RGND through a $62K\Omega \pm 1\%$ resistor, it is for internal bias only.		
16	RGND	Р	Low noise analog reference ground, it should be connected to AGND.		
17	V54	Ρ	Main power supply input for chip A 4.7uF capacitor should be added between V54 and AGND.		
18	AGND	Р	Analog ground		
19	V5	Ρ	Internal 5V generation for internal use only. A 4.7uF capacitor should be added between V5 and AGND.		
20	V3P3	Ρ	When EnB_Reg is connected to AGND, the built-in 3.3v regulator is active, and besides IP804A itself, V3P3 can provide 3.3v (6mA) for external device. When EnB_Reg is connected to 3.3v, V3P3 should be connected to an external power 3.3V (6mA minimum) for IP804A. A 4.7uF capacitor should be added between V3P3 and AGND.		
24	EnB_Reg	Ι	Enable/Disable the internal 3.3V regulator Please refer to pin description of V3P3.		
21	V2P5	Ρ	Internal 2.5V for internal use only Adding an 1uF capacitor between V2P5 and AGND		
22	VPP	Ρ	Connecting to V5 for EFuse power		



## (Continued)

Pin no.	Label	Туре	Description
23	In_Top	Р	It should be connected to RGND for normal operation.
25	AGND	Р	Analog ground
26	AGND	Р	Analog ground
27	AGND	Р	Analog ground
28	AGND	Р	Analog ground
29	AGND	Р	Analog ground
30	AGND	Р	Analog ground
31	AGND	Р	Analog ground
32	AGND	Р	Analog ground
33	AGND	Р	Analog ground
34	AGND	Р	Analog ground
35	AGND	Р	Analog ground
36	AGND	Р	Analog ground
37	LED_CLK	OD	Serial LED clock output, please refer to section 5.10 LED interface.
38	LED_DAT	OD	Serial LED data output
39	SCL/EE_CLK	I/OD	In manual mode, this pin is I <sup>2</sup> C clock input. In auto mode, this pin is clock out to EEPROM.
40	SDAO	OD	I <sup>2</sup> C serial data output
41	SDAI/EE_DAT	I/OD	In manual mode, this pin is I <sup>2</sup> C serial data input. In auto mode, this pin is data input from EEPROM.
42	INTB	OD	Interrupt output and low active
43	DGND	Р	Digital ground, it should be connected to AGND.
44	DV3P3	Ρ	Digital power 3.3V A 4.7uF capacitor should be added between DV3P3 and DGND and DV3P3 should be connected to V3P3.
45	RstN	Ι	It is a low active signal to reset IP804A.
46	AD2	IL	I <sup>2</sup> C device address bus AD2, please refer to section 5.3&5.10
47	AD1	IL	I <sup>2</sup> C device address bus AD1
48	AD0	IL	I <sup>2</sup> C device address bus AD0



## 5 Functional Description

## 5.1 System Reset

System reset occurs in either of the following conditions:

1. Reset triggered by the built-in power-on-reset circuit

IP804A generates an internal power on reset signal when V54 is power on. It didn't leave reset state until V54 reaching V54\_UVL. After reset, IP804A still keeps on monitoring voltage level of V3P3, DV3P3, and V54. If the voltage level of V54 (V3P3) is below V54\_UVL(V3P3\_UVL), or over V54\_OVL (V3P3\_OVL), IP804A enters reset state. Please refer to section 7.3 for detail specification of V54\_UVL, and V3P3\_UVL. It is note that there are two values for one parameter because of hysteresis.

- 2. Reset triggered by the reset pin (RstN)
- 3. Reset triggered by the Software

## > System Control Register @ 0x02 of Page 1

Bit #	R/W	Default	Description
7:1	R	0	Reserved.
0	R/W	0	<b>Software Reset</b> . Writing 1 to this bit initiates a system reset. After system reset, this bit is automatically cleared. Writing 0 has no effects. Reading this bit always returns 0.



## 5.2 Operation Modes & System Configuration

IP804A operates in four possible modes, namely the **Auto Mode**, **Manual Mode**, **Diagnostic Mode**, and **Scan Mode**. The mode in which the chip operates in is determined by the two pins **SCAN<1:0>** at system reset.

Auto Mode means the chip is operating in a stand alone fashion, i.e. without the need for software intervention. The state machine does the detection, classification, power configuration, and system event monitoring automatically. The system events and status will be recorded in the corresponding registers, however, no interrupt will be generated and I<sup>2</sup>C bus in this mode could not be used. IP804A detects voltage of power supply automatically to determine whether it should support AF or AT standard. If V54 is greater than 50 volts, IP804A supports AT standard (PSE type 2), otherwise IP804A supports AF standard (PSE type 1). The detection result is stored in the AF/AT Mode Register.

Avoid setting the wrong AF/AT mode, IP808 reset time must be 0.5S or more waiting power supply voltage to stable.

If there is an EEPROM, the contents of the EEPROM are loaded into the register file as initial values. Please refer to the section 5.4 for the description of the syntax of the contents of the EEPROM.

- Manual Mode means the chip will not be working, that is all ports are disabled, until the software has (1) enabled the port by writing 0x01 to the Port Power Control Register, and (2) written 1 to the Start bit of the System Control Register; at that time, the state machine start doing the detection, classification, power configuration, and system event monitoring as does in auto mode. The interrupt output pin will be active if the interrupt masks are turned off by software and predefined events occur. The ports can be disabled (power turned off and no further detection activity) by writing 0x00 to the Port Power Control Register. If the operation mode is either in manual mode or diagnostic mode, the host CPU can read register 0 (I<sup>2</sup>C LSB Device Address Register) to make sure that IP804A has done the system start up procedure
- Diagnostic Mode, as its name suggests, is not for normal operation. It is used in field diagnosis and mass production test. In this mode, the state machine will be working in a step-by-step fashion, in which the state machine will stop at each detection, classification, and power configuration step and can be controlled by software to advance to the next step. The port current, voltage, or temperature measured by the ADC can be read in each steps. Another use of diagnostic mode is to program the E-Fuse during mass production.
- Scan Mode is also not for normal operation. It is used to execute the scan test through the scan in, scan out, and scan enable pins. The state machine will not be working in this mode.

Mode	ļ	Auto Moc	le	N	lanual Mo	Diagnostic	Scan	
Pin setting	LED Master	LED Slave	LED Disable	LED Master	LED Slave	LED Disable	Mode	Mode
SCAN0	0	0	0	1	1	1	0	1
SCAN1	0	0	0	0	0	0	1	1
AD2	1	0	Х	1	0	Х	Х	Х
LED_CLK	1	1	0	1	1	0	0	Х
LED_DAT	1	1	0	1	1	0	Х	Х

Please refer to Section 5.11 for LED mode setting.



## Table 2 Mode Setting

A summary of available functions in different modes

Function	Auto mode	Manual mode	Diagnostic mode	Reference
Auto start detection, classfiction, and power up	V	-	-	Section 5.2
Program to detection, classfiction, and power up	-	V	-	Section 5.2
Stepbystepdetection classfiction, and power up	-	-	V	Section 5.2
Access register through I <sup>2</sup> C	-	V	V	Section 5.3
Load EEPROM	V	V	V	Section 5.4
LED master & slave	V	V	-	Section 5.10

## Table 3 Available functions in Operation modes

## > System Configuration Register @ 0x01 of Page 1

Bit #	R/W	Default	Description
7:6	R	N/A	Operation Modes. At system reset, these bits latch the input pins SCAN<1:0> to determine the operation mode. 00b: Auto Mode. 01b: Manual Mode. 10b: Diagnostic Mode. 11b: Scan Mode.
5	R	0	Reserved.
4	R/W	0	Alternative Indicator. 0: Alternative A. 1: Alternative B.
3:0	R	0	Reserved.

## AF/AT Mode Register @ 0x25 of Page 0

Bit #	R/W	Default	Description
3:0	R/W	0x00	<ul> <li>AF/AT Mode.</li> <li>The 4 bits represent the AF/AT mode of the 4 ports, where bit 0 corresponds to port 0, and bit 1 corresponds to port 1, etc.</li> <li>0 = AF mode.</li> <li>1 = AT mode.</li> <li>In auto mode, IP804A will detect the supply voltage to determine AF/AT mode and automatically update this register.</li> <li>In manual mode or diagnostic mode, this register should be written by host CPU.</li> <li>Note: When Host Defined Power Limit (HDPL) is used, please refer to Host Defined Power Limit (HDPL) application note.</li> </ul>



## 5.3 I<sup>2</sup>C Slave Interface

Through the  $I^2C$  slave interface of IP804A, host CPU can access the register file in IP804A. It consists of SCL, SDAO and SDAI pins, where SCL is Clock, SDAO is Serial Data Output and SDAI is Serial Data Input. It should be note that SDAO and SDAI could be connected to implement a bidirectional data pin. This  $I^2C$  interface supports the 7-bit addressing mode of the  $I^2C$  standard. The clock speed can be up to 1 Mbit/sec.

There can be up to eight IP804A chips on one  $I^2C$  bus, the LSB 3 bits of the  $I^2C$  address can be assigned with the address pin AD2~AD0. The MSB 4 bits of the  $I^2C$  address are fixed at **1010b**.

The following diagram is the register read/write cycles of the I<sup>2</sup>C bus.



## Figure 4 I<sup>2</sup>C bus read/write cycles diagram

Following the 7-bit slave address and read/write bit, the 1<sup>st</sup> data byte received by IP804A is always interpreted as the register address to be accessed, thus named the address byte.

In a write cycle, following the address byte, there is only one byte, which contains the register data to be written. IP804A replies an ACK to the host whenever it receives a data byte. After writing this byte, the host should terminate the write cycle by sending a STOP bit.

In a read cycle, the host writes only one byte, which contains the initial address of registers to be read, to the IP804A firstly. Then the host needs to start another I<sup>2</sup>C cycle with its read/write bit set to 1. IP804A will continue to send out the next data and increase the address by one automatically whenever the host acknowledges a data byte with an ACK, If the calculated register address is valid (within valid address range). The host can terminates a read cycle by sending a NACK following by a STOP bit. If the address of the data to be sent back falls out of valid register address range, IP804A always returns 00h.



#### Bit # R/W Default Description Reserved. R 0 7 Register Page. This bit specifies the page number of the register to be accessed 6 R/W 0 through the I<sup>2</sup>C interface. 0: page 0, 1: page 1 0 Reserved. 5:3 R I<sup>2</sup>C Device LSB Address. Unique device address to identify this chip on the I<sup>2</sup>C bus. This address 000b 2:0 R is latched in from the input pins AD2~AD0.

> I<sup>2</sup>C Device Address Register @ 0x00 of Both Pages

The highest I<sup>2</sup>C clock speed supported is 1MHz. However, in order to prevent abnormal activity on the I<sup>2</sup>C bus from hanging IP804A, the I<sup>2</sup>C interface implements a time out mechanism. Host CPU can stop the I<sup>2</sup>C clock when it's low and resume the clock within 7 mini-seconds. If the clock does not resume within 7 mini-seconds, the I<sup>2</sup>C interface will abort the current I<sup>2</sup>C cycle and wait for the next START condition.



## 5.4 EEPROM controller

When IP804A operates in auto mode, the register file can be loaded with some initial value from external EEPROM (24xx series EEPROM, Maximum support to 24C16). IP804A reads the EEPROM starting from address 0, parses the contents of the EEPROM command blocks, checks for integrity of the contents, and then writes the designated registers. This process continues until there is either no more data or the integrity check fails. EEPROM is necessary only if user wants to modify the default value of registers in auto mode.

The format of the EEPROM follows:

BYTE	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	Com	mand		# of Data Bytes				
1			Starting Register Address					
2			Data Byte 1					
3	Data Byte 2							
1 + N			Data Byte N					
2 + N	Checksum Byte							
3 + N				Next comr	nand block			



Where:

Command: 10b = valid command, other values are invalid command and will stop the EEPROM loading process.

- > # Of Data Bytes: the number of data bytes in this command block. 0 = 1 byte, 1 = 2 bytes, etc.
- > Starting Register Address: the starting register address to be loaded by the following data bytes.
- > **Data Bytes**: the data bytes to be loaded in to specified registers.

Checksum Byte: the checksum byte is the checksum of all previous bytes in the command block. The checksum is calculated by adding all the previous bytes with the carry bit (if any) adding back to the sum. If the checksum fails, the system start up procedure fails and the system halt.



#### 5.5 PSE State Machine

IP804A has four ports and each port is mainly controlled by a state machine to perform the detection, classification, and powering up procedures. As the eight state machines run in parallel, they contend for ADC 1 in the detection and classification procedures. Thus an arbiter is needed to grant the access rights among the eight state machines.

Furthermore, to limit the chip inrush current, a maximum of two ports are allowed to start their classification procedures simultaneously. And only one port is allowed to turn on power at a time. After successful detection, classification, and power configuration, the port power is turned on.

The state machine is also designed to respond to abnormal power events, such as overload, short circuit, and overheat (thermal shutdown); basically port power will be turned off when such event happens. It takes time to cool off the device after power is turned off, so the state machine will delay a certain amount of time before starting next detection procedure for the port.

#### > Port 0~3 Power Control Registers @ 0x98~0x9B of Page 1

Bit #	R/W	Default	Description
7:2	R	0x00	Reserved.
1:0	R/W	0x0	<ul> <li>PSE Enable.</li> <li>00b = PSE port disabled. The port is disabled, port power is turned off, and the PSE state machine returns to the IDLE state.</li> <li>01b = PSE port enabled. The port is enabled, and the PSE state machine starts the detection process if the port is not in error condition and the Start State Machine bit in the State Machine Control Register is set to be 1.</li> <li>10b = PSE port force power on. The port is forced to turn power on without going through the normal detection, classification, and power configuration processes. This is used for testing purpose, not for normal operation.</li> <li>11b = PSE port enabled (skip detection process). The port is enabled, and the PSE state machine skips the detection process and starts the classification process directly. This is only used for testing purpose and not for normal operation.</li> </ul>

#### Port 0~3 State Machine Control Registers @ 0x90~0x93 of Page 1

Bit #	R/W	Default	Description
7	R/W	0	Start State Machine. When in manual mode or diagnostic mode, writing 1 to this bit will start the state machine (from IDLE state) if the port is enabled.
6	R/W	0	Step State Machine. When in diagnostic mode, writing 1 to this bit will advance the state machine to the next state, after which this bit will be cleared by hardware. Writing 0 has no effect. Note that not every state can be stepped; Basically, only those states directly related to the detection and classification procedures can be stepped.
5	R	0	Reserved.
4:0	R	0	Current State of the State Machine. Current state of the state machine. 0 = DISABLED 1 = TEST_MODE 2 = TEST_ERROR 3 = IDLE 4 = START_DETECTION 5 = DETECT_EVAL 6 = SINATURE INVALID



IP804A Preliminary Datasheet

Bit #	R/W	Default	Description
			7 = BACKOFF
			8 = START_CLASSIFICATION (AF Mode)
			1-EVENT CLASS (AT Mode)
			9 = CLASS_EV1 (AT Mode)
			10 = MARK EV1 (AT Mode)
			11 = CLASS_EV2 (AT Mode)
			12 = MARK EV2 (AT Mode)
			13 = CLASSIFICATION_EVAL
			14 = POWER DENIED
			15 = POWER UP
			16 = POWER_ON
			17 = SET PARAMETERS (AT Mode)
			18 = DLL_ENABLE (AT Mode)
			19 = ERROR DELAY (AT Mode)
			ERROR_DELAY_SHORT (AF Mode)
			20 = ERROR_DELAY_OVER (AF Mode)

## > Port 0~3 Detected Signature Registers @ 0x68~0x6B of Page 0

Bit #	R/W	Default	Description
7:3	R	0x0	Reserved.
1:0	R	0	Detected Signature. $00b = R_{BAD}.$ $01b = R_{GOOD}.$ $10b = R_{OPEN}.$

## > Port 0~3 Invalid Signature Counter Registers @ 0xB0~0xB3 of Page 1

Bit #	R/W	Default	Description
3:0	R	0	Invalid Signature Counter. When an invalid signature is detected in the detection process, this counter is increased by 1.

## > Port 0~3 Classification Event Number Registers @ 0xA0 of Page 1

Bit #	R/W	Default	Description
7:6	R/W	2	Number of Classification Events for Port 3. Valid value range is from 0 to 2. The value 3 will be regarded as 2. If the value is 0, no classification is executed, and the PD is always deemed class 0 device. This register can be written to by host CPU. However, according to IEEE802.3 standard, if the port is in AF mode, only one classification event is executed, and in AT mode, there will be two classification events. So, this register will be automatically updated when the AF/AT Mode Register is updated.
5:4	R/W	2	Number of Classification Events for Port 2.
3:2	R/W	2	Number of Classification Events for Port 1.
1:0	R/W	2	Number of Classification Events for Port 0.



## > PSE Skip Event 2 Register @ 0xA2 of Page 1

Bit #	R/W	Default	Description
3:0	R/W	0xFF	Skip the Second Classification Event. Bit 0 corresponds to port 0, bit 1 corresponds to port 1, etc. 0 = do not skip event 2, 1 = skip event 2.

## > Port 0~1 Detected PD Class Registers @ 0x88 of Page 0

ſ	Bit #	R/W	Default	Description
	7	R	0	Reserved.
				Detected PD Class of Port 1.
				0 = Class 0
				1 = Class 1
	6:4	R	5	2 = Class 2
				3 = Class 3
				4 = Class 4
				5 = Unknown
l	3	R	0	Reserved.
ſ	2:0	R	5	Detected PD Class of Port 0.

## > Port 2~3 Detected PD Class Registers @ 0x89 of Page 0

Bit #	R/W	Default	Description
7	R	0	Reserved.
6:4	R	5	Detected PD Class of Port 3.
3	R	0	Reserved.
2:0	R	5	Detected PD Class of Port 2.

## > Port I<sub>CLASS</sub> Registers @ 0x78~0x7F of Page 0

Bit #	R/W	Default	Description
7:5	R	0	Reserved.
4:0	R	5	<b>Port I<sub>CLASS</sub> MSB</b> . The current detected in classification. The MSB 10 bits are integer and the LSB 4 bits are fractional. Unit is in mAmp.
Bit #	R/W	Default	Description
7:0	R	0x00	Port I <sub>CLASS</sub> LSB.

## > Port PD Requested Power Registers @ 0x90~0x93 of Page 0

Bit #	R/W	Default	Description
7:0	R	0x00	<b>PD Requested Power of Port.</b> The power requested by a PD that passes detection and classification. The MSB 6 bits are the integer part, and the LSB 2 bits are the fractional part. Unit is in Watts.



## 5.6 Power Manager

Power manager is responsible for two tasks: **power configuration** and **power monitoring**. Power configuration is the task to allocate power to the ports requesting for power. Power monitoring is the task to monitor power conditions (current, voltage, and temperature). When invalid conditions occur, proper actions will be taken to prevent hazardous consequences.

#### 5.6.1 Power Trunks

Before doing power configuration, the total available power must be determined first. IP804A supports two trunks of power, where each power trunk has its own set of parameters to facilitate the calculation of total available power.

> Trunk Power Limit is the maximum power supply capacity allocated to the power trunk.

## > Trunk 0 Power Limit Register @ 0x40~0x41 of Page 1

Bit #	R/W	Default	Description
7:3	R	0	Reserved.
2:0	R/W	1	Trunk 0 Power Limit (MSB).
Bit #	R/W	Default	Description
7:0	R/W	0x2C	Trunk 0 Power Limit (LSB). Trunk Power Limit specifies the upper limit of the power supply. Default is 300 Watts.

#### > Trunk 1 Power Limit Register @ 0x42~0x43 of Page 1

Bit #	R/W	Default	Description
7:3	R	0	Reserved. 0x42
2:0	R/W	1	Trunk 1 Power Limit (MSB). 0x42
7:0	R/W	0x2C	Trunk 1 Power Limit (LSB). 0x43 Default is 300 Watts.

## > Trunk Select Register @ 0x69 of Page 1

Bit #	R/W	Default	Description
7:3	R	0	Reserved.
1:0	R/W	0	<b>Trunk Select</b> . Writing to this register will switch power trunk. Note that whenever the parameters of the power trunk currently in use are updated, this Trunk Select Register must also be written to make the newly updated parameters in effect. 0 = Trunk 0, 1 = Trunk 1.

## 5.6.2 Power Configuration

Power manager is responsible to allocate powers to the ports that pass the detection and classification process. To do so, several parameters must be specified or be calculated in advance:

- 1) Maximun Trunk Power (specified in register 0x40~0x43, page1).
- 2) Power configuration Mode (specified in register 0x10, page1).
- Power configuration Mode specifies the way to determine the requested port power of the power device (RPP of Power configuration Mode Register) in the power configuration process.
- Requested Port Power is determined in the power configuration process according to RPP of power configuration mode.



## > Power configuration Mode Register 0 @ 0x10 of Page 1

Bit #	R/W	Default	Description
7:5	R/W	0	Reserved
4:3	R/W	1	<ul> <li>Requested port power (RPP) specifies ways to determine the port power requested by the power device in the power configuration process</li> <li>0 = Host Defined Power Limit (HDPL) specified in Host Defined Power Limit registers</li> <li>1 = Class defined power limit (CDPL) specified in Class Defined Power Limit registers.</li> <li>Note: When Host Defined Power Limit (HDPL) is used, please refer to Host Defined Power Limit (HDPL) application note.</li> </ul>
2:0	R	0	Reserved.

## > Class 0 Defined Power Limit Registers @ 0x12 of Page 1

Bit #	R/W	Default	Description
7:0	R/W	0x3e	<b>Class 0 Port Power Limit (C0DPL)</b> . The maximum allowable port power for class 0 devices if RPP is set to be 1. Bit 7~2 specifies the integral part of the power limit, whereas bit 1~0 specifies the fractional part of the power limit value. Default is $0x3e = 15.5W$ .

## > Class 1 Defined Power Limit Registers @ 0x13 of Page 1

Bit #	R/W	Default	Description
7:0	R/W	0x10	<b>Class 1 Port Power Limit (C1DPL)</b> . The maximum allowable port power for class 1 devices if RPP is set to be 1. Bit 7~2 specifies the integral part of the power limit, whereas bit 1~0 specifies the fractional part of the power limit value. Default is $0x10 = 4.0W$ .

## > Class 2 Defined Power Limit Registers @ 0x14 of Page 1

Bit #	R/W	Default	Description
7:0	R/W	0x1c	<b>Class 2 Port Power Limit (C2DPL)</b> . The maximum allowable port power for class 2 devices if RPP is set to be 1. Bit 7~2 specifies the integral part of the power limit, whereas bit 1~0 specifies the fractional part of the power limit value. Default is $0x1c = 7.0W$ .

## > Class 3 Defined Power Limit Registers @ 0x15 of Page 1

Bit #	R/W	Default	Description
7:0	R/W	0x3e	<b>Class 3 Port Power Limit (C3DPL)</b> . The maximum allowable port power for class 3 devices if RPP is set to be 1. Bit 7~2 specifies the integral part of the power limit, whereas bit 1~0 specifies the fractional part of the power limit value. Default is $0x3e = 15.5W$ .



## > Class 4 Type 1 Power Limit Registers @ 0x16 of Page 1

Bit #	R/W	Default	Description
7:0	R/W	0x3e	Class 4 Port Power Limit Type 1 (C4DPL_TYPE1). The maximum allowable port power for class 4 type 1 devices if RPP is set to be 1. Bit 7~2 specifies the integral part of the power limit, whereas bit 1~0 specifies the fractional part of the power limit value. Default is 0x3e = 15.5W (i.e. Type 1 device, I <sub>CABLE</sub> = 0.35A, V <sub>PORT_PSE_MIN</sub> = 44V)

## > Class 4 Type 2 Power Limit Registers @ 0x17 of Page 1

Bit #	R/W	Default	Description
7:0	R/W	0x78	Class 4 Port Power Limit Type 2 (C4DPL_TYPE2). The maximum allowable port power for type 2 class 4 devices if RPP is set to be 1. Bit 7~2 specifies the integral part of the power limit, whereas bit 1~0 specifies the fractional part of the power limit value. Default is 0x78 = 30.0W (i.e. Type 1 device, I <sub>CABLE</sub> = 0.60A, V <sub>PORT_PSE_MIN</sub> = 50V)



## 5.6.3 Port Polling

Besides power configuration, power manager is also responsible for the monitoring of port current (I), port voltage (V), and port temperature (T). When either of IVT is out of its valid range, power manager will take prompt actions to prevent the system from hazardous consequences.

Power manager do the monitoring by periodically polling the IVT of each port. The poll period can be specified in the **IVT Poll Register**.

## > Force Poll Register @ 0xE2 of Page 0

Bit #	R/W	Default	Description
3:0	R/W	0	<b>Force Poll</b> . Writing 1 to a bit will force an IVT poll on the corresponding port. Bit 0 corresponds to port 0, and bit 1 corresponds to port 1, etc. When the polling completes, the bit will be cleared automatically.

## > IVT Poll Register @ 0xE3 of Page 0

Bit #	R/W	Default	Description
3	R	0	Reserved.
			Check Port Voltage.
6	R/W	1	0 = do not check port voltage.
			1= check port voltage after polling.
			Auto Poll.
5	R/W	0	Enable automatically polling of IVT of powered ports. In auto mode, this bit
			will be set to 1 automatically after system reset.
			Poll Period.
4:0	R/W	10	Number of 8ms between each poll to the port IVT. Minimum value is 10.
			Thus, by default, the poll period is $10 * 8 = 80$ ms.

## > Port 0~3 Current Registers @ 0xA0~0xA3 of Page 0

Bit #	R/W	Default	Description
7:4	R	0	Reserved.
3:0	R	0	Port Current.
Bit #	R/W	Default	Description
7:0	R	0	<b>Port Current</b> . The port current. MSB 10 bits are the integer part and LSB 2 bits are the fractional part. The unit is mA.

## > Port 0~3 Voltage Registers @ 0xB0~0xB7

Bit #	R/W	Default	Description
7:4	R	0	Reserved.
3:0	R	0	Port Voltage.
Bit #	R/W	Default	Description
7:0	R	0	<b>Port Voltage</b> . The MSB 8 bits are the integer part and the LSB 4 bits are the fractional part. The unit is Volts. This value is updated every time the port is polled. Note that the true port voltage is ( <b>Supply Voltage - Port Voltage</b> ). Please refer to Supply Voltage Registers.



#### > Port 0~3 Temperature Registers @ 0xC0~0xC7 of Page 0

	-		
Bit #	R/W	Default	Description
7:5	R	0	Reserved.
4:0	R	0	Port Temperature.
Bit #	R/W	Default	Description
7:0	R	0	<b>Port Temperature</b> . The MSB 9 bits are the integer part and the LSB 4 bits are the fractional part. The unit is Celsius. This value is updated every time the port is polled.

## > Supply Voltage Registers @ 0xE0~0xE1 of Page 0

Bit #	R/W	Default	Description
7:4	R	0	Reserved.
3:0	R	0	Supply Voltage.
Bit #	R/W	Default	Description
7:0	R	0	<b>Supply Voltage</b> . The supply voltage in Volts. The MSB 8 bits are the integer part, where the LSB 4 bits are the fractional part.

#### 5.6.4 Power Event Handling

After the IVTs are polled and recorded, the power manager checks the polled values against predefined valid ranges. If the polled values drop out of the predefined valid range, power events are recorded and handled. The power events triggered by power manager **Port Temperature Limit Event**.

When a power event occurs, if its corresponding power event handle bit is 1, the port power is turned off. If IP804A is in manual mode or diagnostic mode, and the power event's corresponding status mask bit is 1, an interrupt will be issued to the host CPU.

Port Temperature Limit Event (Bit 7). After the port is polled and if the port temperature is above the value specified in Port Temperature Limit Register, a Port Temperature Limit Event occurs.

## > Port Temperature Limit Registers @ 0x24~0x25 of Page 1

Bit #	R/W	Default	Description	
7:5	R	0	Reserved.	
4:0	R	0x9	Port Temperature Limit.	
Bit #	R/W	Default	Description	
7:0	R	0x60	<b>Port Temperature Limit</b> . The port temperature limit in Celsius, over which a port temperature limit event will be reported. The 9 MSB bits are the integer part, and the 4 LSB bits are the fraction part. Default 0x960 = 150°C.	



## 5.7 Real time Monitor Power Event

Power events described in previous sections are discovered only when the ports are polled. The analog monitor can continuously watch over and report time-critical power events so that the power manager can take prompt actions. Power events from analog monitor include thermal shutdown event, severe short circuit event ( $I > I_{AMP}$ ), MPS error event (DC Disconnect), overload event ( $I > I_{CUT}$ ), and short circuit event ( $I > I_{LIM}$ ).

- Thermal Shutdown Event is the event where the port temperature is over the pre-defined thermal shutdown threshold. The port power is turned off and the port is eligible for detection only after the port is cooled off (temperature drops below the threshold).
- Severe Short Circuit Event is the event where the port current is over 1 Amp. Immediate action must be taken to eliminate such event. The power manager responds to this event by temporarily turn off port power.
- DC Disconnect Event is the event the port cannot maintain its power signature (MPS). If the event lasts for specified period of time (Event High Count Register), this will be considered an MPS error event and the port power will be turned off. After the power is turned off the port start another detection process after about 1.6 seconds.
- Overload (I<sub>CUT</sub>) Event is the event where port current is greater than I<sub>CUT</sub>. If the event lasts for specified period of time (Event High Count Register), this will be considered an overload event. When an overload condition is determined, the port power will be turned off. After the power is turned off the port start another detection process after about 1.6 seconds.
- Short Circuit (I<sub>LIM</sub>) Event is the event where port current is greater than I<sub>LIM</sub>. This event should be sampled by the power manager to determine if a short circuit event has occurred either during the power up process or after the port being powered up. When a short circuit condition is determined, the port power will be turned off. After the power is turned off the port start another detection process after about 1.6 seconds.

Condition	description	Power off moment	Reference Section		
Power Trunk< budget	Power Trunk not enough power to port used	Power up sequence	5.6.1		
Port temp > limit	Port temperature Event	IVT polling	5.6.4		
Port temp > thermal	Thermal Shutdown Event	Real-time monitor	5.7		
Port I > 1A	Severe Short Circuit Event	Real-time monitor	5.7		
Port unplug UTP	DC Disconnect Event	Real-time monitor	5.7		
Port I > Ilim	short circuit event	Real-time monitor	5.7		
Port I > Icut	Overload (I <sub>CUT</sub> ) Event	Real-time monitor	5.7		

A summary of power off conditions

## Table 4 Port power off conditions



### 5.8 Port Status and Interrupt

Port state and power events are recorded in the registers. In manual mode and diagnostic mode, these statuses can generate interrupts to host CPU for further processing.

## > Port Power Event Handle Register @ 0x81 of Page 1

Bit #	R/W	Default	Description
7	R/W	1	Port Temperature Limit Event Handle.
			0 = Do not turn off power when the event occurs.
			1 = Turn off power when the event occurs.
6:0	R/W	0x1F	Not used.

#### > Port 0~3 Power Event Register @ 0x70~0x73 of Page 1

Rit #	R/W	Default	Description
Dit #	1	Doraun	Port Temperature Limit Event
7	W1C	0	In manual or diagnostic mode, write 1 to clear the bit. Writing 0 to this bit has
			no effect.
6:5	W1C	0	Not used.
			Port Thermal Shutdown Event.
4	W1C	0	In manual or diagnostic mode, write 1 to clear the bit. Writing 0 to this bit has
			no effect.
			Port Severe Short Circuit Event.
3	W1C	0	In manual or diagnostic mode, write 1 to clear the bit. Writing 0 to this bit has
			no effect.
			Port MPS Error (DC Disconnect) Event.
2	W1C	0	In manual or diagnostic mode, write 1 to clear the bit. Writing 0 to this bit has
4	W40	0	Port Short Circuit Limit (I <sub>LIM</sub> ) Event.
1	W1C	0	In manual or diagnostic mode, write 1 to clear the bit. Writing 0 to this bit has
			no effect.
0	MAG	0	Port Overload (I <sub>CUT</sub> ) Event.
U	VVIC	U	in manual or diagnostic mode, write i to clear the bit. Writing 0 to this bit has
	I	1	

#### > Port 0~3 Power Event Mask Register @ 0x78~0x7B of Page 1

Bit #	R/W	Default	Description
			Port Temperature Limit Event Mask.
7	R/W	1	In manual mode or diagnostic mode, when mask bit is 0, no interrupt will be
			issued for this event.
6:5	R/W	1	Not used.
4	R/W	1	Port Thermal Shutdown Event Mask.
3	R/W	1	Port Severe Short Circuit Event Mask.
2	R/W	1	Port MPS Error (DC Disconnect) Event Mask.
1	R/W	1	Port Short Circuit (ILIM) Event Mask.
0	R/W	1	Port Overload (I <sub>CUT</sub> ) Event Mask.



## > Port Interrupt Register @ 0x80 of Page 1

Bit #	R/W	Default	Description
7:4	R	0	Not used.
ر م	D	0	Port 3 Interrupt.
5		0	Port 3 has interrupt.
2	D	0	Port 2 Interrupt.
2	ĸ	0	Port 2 has interrupt.
1	D	0	Port 1 Interrupt.
I	К		Port 1 has interrupt.
0	D	0	Port 0 Interrupt.
	ĸ	0	Port 0 has interrupt.

## > Port Power Status Register @ 0x82 of Page 1

Bit #	R/W	Default	Description
3:0	R	0x00	Power Status of the Ports. 0 = power off. 1 = power on. Bit 0 corresponds to port 0, and bit 1 corresponds to port 1, etc.

## > Port MPS Present Status Register @ 0x83 of Page 1

Bit #	R/W	Default	Description
3:0	R	0x00	<ul> <li>MPS Status of the Ports.</li> <li>0 = MPS not present.</li> <li>1 = MPS present</li> <li>Bit 0 corresponds to port 0, and bit 1 corresponds to port 1, etc.</li> </ul>

## > Port 0~3 Invalid Signature Counter Registers @ 0xB0~0xB3 of Page 1

Bit #	R/W	Default	Description
3:0	R	0	Invalid Signature Counter. Number of times the port encounters an "Invalid Signature" in detection process.

#### > Port 0~3 Power Denied Counter Registers @ 0xB8~0xBB of Page 1

Bit #	R/W	Default	Description
3:0	R	0	<b>Power Denied Counter.</b> Number of times the port encounters a "Power Denied" in classification process.



### 5.9 Total Current Limit

When the IVT is polled, the port currents are summed up to get the total current consumption. Total current limit Register can be specified and checked against the total current consumption. When this total current limit is exceeded, the last port powered on would be turned off. The total current limit is by default disabled and can be enabled by using the Total Current Limit Control Register. The total current limit is specified in the PSE Available Current Registers.

#### > Total Current Limit Control Registers @ 0xC0 of Page 1

Bit #	R/W	Default	Description
			Enable Total Current Limit
7	R/W	0	0= Disable
			1= Enable
6:0	R	0	Reserved.

### > PSE Available Current Registers @ 0xC1~0xC2 of Page 1

Bit #	R/W	Default	Description
7:6	R	0	Reserved.
5:0	R/W	0	PSE Available Current MSB
Bit #	R/W	Default	Description
7:0	R/W	0	<b>PSE Available Current LSB</b> Total available current is the maximum current that the power supply can provide to the ports. The MSB 12 bits are the integer part and LSB 2 bits are the fractional part. The unit is mA.



## 5.10 LED Interface

In auto mode or manual mode, the LED interface can hook up with an IP403 (Serial-to-Parallel LED driver) to display the port status. A port status LED is lit up when IP804A allocates power to the port

LED interface is enabled by pulling up LED\_DAT pin with a resister. One IP804A can handle 4 LEDs and up to three IP804As can share one IP403, where one IP804A serves as the master to drive LED\_CLK and the others are slaves. AD2 pin defines IP804A to be a master or a slave. The index counter in all IP804As counts from 0 to 55 repeatly with LED\_CLK after reset and the value of index counter in all IP804A are identical. An IP804A will send out 4-bit LED information on LED\_DAT when its index counter reaches start index defined in start index register (0x0B). The detail is illustrated in the LED start index register (0x0B) and figure 7.

If there is only one IP804A, user can replace IP403 with a 74LV164 to display port status for cost saving. IP804A should be configured as a master.

Bit #	R/W	Default	Description
			LED Interface Enable.
7		0/1	Enable the LED interface.
'	17/00	0/1	0 = disable, 1 = enable.
			The default value of this bit is latched from LED_DAT pin.
6:5	R	0	Reserved.
			LED Order.
4	R/W	1	The order in which 4-bit LED information is shifted out.
-	10.00	•	0 = Port 0, Port1, Port3.
			1 = Port3, Port1, Port 0.
			LED Active Level.
3	R/W	0	0 = light up a LED by driving logic low
			1 = light up a LED by driving logic high
			LED Initial Level.
2	R/W	1	The initial level of the LED. After reset, the LED will be driven to this initial
			value.
			LED Clock Rate.
1	R/\//	1	Clock rate of the LED clock.
	1.7.4.4	1	0 = LED clock is 512k Hz
			1 = LED clock is 1M Hz
			LED Master.
0	R/\//	0/1	0 = slave. IP804A receives LED clock on LED_CLK pin.
0	1.7.00	0/1	1 = master. IP804A drives LED_CLK pin.
			The default value of this bit is latched from AD2 pin.

#### LED Configuration Register @ 0x08 of Page 1



# LED Start Index Register @ 0x0B of Page 1 Bit # R/W Default Description 7:6 R 0 Reserved.

7:6	R	0	Reserved.					
5:0	R/W		LED Start Index.					
			There are 3 defaul	t value	s can be se	elected with I <sup>2</sup> C add	dress pin AD2 ~	AD0.
			It is benefit to implement a multiple (no more than 3) IP804A LED display					
			without software pr	rogram	ming.			
			AD2~AD0		defau	It value of bit [5:0]		
			1,x,x (mast	er)		0x30h (48d)		
			0,0,0(slave	e)		0x28h (40d)		
			0,0,1(slave	e)		0x20h (32d)		
			0,1,0(slave	e)		0x18h (24d)		
			0,1,1(slave	e)		0x10h (16d)		
			The following table	demo	strates the	LED applications for	or 1~3 IP804A.	
			3 x IP804A	N	laster	Slave1	Slave2	
			Start index	0	x30h	0x28h	0x20h	
			AD2~AD0		1,x,x	0,0,0	0,0,1	
			2 x IP804A	N	laster	Slave1		
			Start index	0	x30h	0x28h		
			AD2~AD0		1,x,x	0,0,0		
			1 x IP804A	N	laster			
			Start index	0	x30h			
			AD2~AD0		1,x,x			
			In manual mode, I time, the default s correct the LED sta can send out LED There is an altern system. The MCU LED information to serial-to-parallel LE index in IP804A ca	becaus art inde status status reads o IP403 ED driv n be ig	e AD0~AE of LED sta ex by writin correctly. for LED im the port sta 3, where If er. Becaus nored.	D2 is used for I <sup>2</sup> C art index may be in ig this register to m nplementation if the atus of IP804A thro P403 works as a ( e LED is handled b	address at the s ncorrect. User ha lake sure that IP ere is a MCU ir ugh I <sup>2</sup> C and write GPIO controller r y MCU itself, the	ame as to 304A the the the tot a start





## Figure 6 LED behavior and system diagram of multiple IP804A application



## 6 IP804A Register descriptions

	Table 5 Register Page 0 description						
Page #	Register A and Attri	ddress ibute	Register Name	Default Value			
I <sup>2</sup> C Int	erface Registe	rs		-			
0	0x00	R/W	Register Page & I <sup>2</sup> C LSB Device Address (I <sup>2</sup> C Addr)	(x0xx,xPPP) P: pin setting			
Analo	g Configure and	d Control R	tegisters				
0	0x01~0x24	R	Reserved (write prohibited)	-			
0	0x25	R/W	AF/AT Mode	(0000,0000)			
0	0x26	R	Reserved (write prohibited)	-			
0	0x27	R/W	Power Down HV Analog Driver	(0000,0000)			
0	0x28~0x5E	R	Reserved (write prohibited)	-			
0	0x5F	R/W	Inrush Time	(0111,1110)			
0	0x60~0x67	R	Reserved (write prohibited)	-			
Detec	tion Result						
0	0x68	R	R <sub>DET</sub> for Port 0	(xxxx,xx00)			
0	0x69	R	R <sub>DET</sub> for Port 1	(xxxx,xx00)			
0	0x6A	R	R <sub>DET</sub> for Port 2	(xxxx,xx00)			
0	0x6B	R	R <sub>DET</sub> for Port 3	(xxxx,xx00)			
0	0x6C~0x77	R	Reserved (write prohibited)	-			
Classi	fication Curren	ts					
0	0x78	R	I <sub>CLASS</sub> for Port 0 MSB	(xx00,0000)			
0	0x79	R	I <sub>CLASS</sub> for Port 0 LSB	(0000,0000)			
0	0x7A	R	I <sub>CLASS</sub> for Port 1 MSB	(xx00,0000)			
0	0x7B	R	I <sub>CLASS</sub> for Port 1 LSB	(0000,0000)			
0	0x7C	R	I <sub>CLASS</sub> for Port 2 MSB	(xx00,0000)			
0	0x7D	R	I <sub>CLASS</sub> for Port 2 LSB	(0000,0000)			
0	0x7E	R	I <sub>CLASS</sub> for Port 3 MSB	(xx00,0000)			
0	0x7F	R	I <sub>CLASS</sub> for Port 3 LSB	(0000,0000)			
0	0x80~0x87	R	Reserved (write prohibited)	-			
Classi	fication Results	(Detected	PD Classes)	-			
0	0x88	R	Detected PD Class Port 1 & 0	(x101,x101)			
0	0x89	R	Detected PD Class Port 3 & 2	(x101,x101)			
0	0x8A~0x8F	R	Reserved (write prohibited)	-			
PD Re	equested Powe	rs					
0	0x90	R	PD 0 Requested Power	(0000,0000)			
0	0x91	R	PD 1 Requested Power	(0000,0000)			
0	0x92	R	PD 2 Requested Power	(0000,0000)			
0	0x93	R	PD 3 Requested Power	(0000,0000)			
0	0x94~0x9F	R	Reserved (write prohibited)	-			
Port C	urrents						
0	0xA0	R	Port 0 Current MSB	(xxxx,0000)			
0	0xA1	R	Port 0 Current LSB	(0000,0000)			
0	0xA2	R	Port 1 Current MSB	(xxxx,0000)			
0	0xA3	R	Port 1 Current LSB	(0000,0000)			
0	0xA4	R	Port 2 Current MSB	(xxxx,0000)			
0	0xA5	R	Port 2 Current LSB	(0000,0000)			
0	0xA6	R	Port 3 Current MSB	(xxxx,0000)			
0	0xA7	R	Port 3 Current LSB	(0000,0000)			
0	0xA8~0xAF	R	Reserved (write prohibited)	-			

Copyright© 2017, IC Plus Corp.



Page #	e Register Address and Attribute		Register Name	Default Value
Port V	/oltages			
0	0xB0	R	Port 0 Voltage MSB	(xxxx,0000)
0	0xB1	R	Port 0 Voltage LSB	(0000,0000)
0	0xB2	R	Port 1 Voltage MSB	(xxxx,0000)
0	0xB3	R	Port 1 Voltage LSB	(0000,0000)
0	0xB4	R	Port 2 Voltage MSB	(xxxx,0000)
0	0xB5	R	Port 2 Voltage LSB	(0000,0000)
0	0xB6	R	Port 3 Voltage MSB	(xxxx,0000)
0	0xB7	R	Port 3 Voltage LSB	(0000,0000)
0	0xB8~0xBF	R	Reserved (write prohibited)	-
Port T	emperatures			
0	0xC0	R	Port 0 Temp. MSB	(xxx0,0000)
0	0xC1	R	Port 0 Temp. LSB	(0000,0000)
0	0xC2	R	Port 1 Temp. MSB	(xxx0,0000)
0	0xC3	R	Port 1 Temp. LSB	(0000,0000)
0	0xC4	R	Port 2 Temp. MSB	(xxx0,0000)
0	0xC5	R	Port 2 Temp. LSB	(0000,0000)
0	0xC6	R	Port 3 Temp. MSB	(xxx0,0000)
0	0xC7	R	Port 3 Temp. LSB	(0000,0000)
0	0xC8~0xDF	R	Reserved (write prohibited)	-
Suppl	y Voltage			
0	0xE0	R	Supply Voltage MSB	(xxxx,0000)
0	0xE1	R	Supply Voltage LSB	(0000,0000)
IVT P	oll Control			
0	0xE2	R/W	Force IVT Poll	(0000,0000)
0	0xE3	R/W	IVT Poll Control	(x101,1110)
0	0xE4 ~ 0xFF	R	Reserved (write prohibited)	-



Page #	Register Address and Attribute		Register Name	Default Value (Binary)
Regist	ter Page & I <sup>2</sup> C	Interface F	Registers	
1	0x00	R/W	Register Page & I <sup>2</sup> C LSB Device Address (I <sup>2</sup> C Addr)	(x0xx,xPPP) P:pin setting
Syster	m Configuration	n & Contro	I Registers	•
1	0x01	R/W	System Configuration	(PPx0,xxxx) P:pin setting
1	0x02	R/W	System Control	(xxxx,xxx0)
1	0x03~0x07	R	Reserved (write prohibited)	-
LED C	Control & Config	guration		1
1	0x08	R/W	LED Control	(Pxx1,011P) P:PinSetting
1	0x09~0x0A	R	Reserved (write prohibited)	-
1	0x0B	R/W	LED Start Index	(PPPP,PPPP) P:PinSetting
1	0x0C~0x0F	R	Reserved (write prohibited)	-
Power	Configuration	-		
1	0x10	R/W	Power Configuration Mode (PAM)	(0000,1000)
1	0x11	R	Reserved (write prohibited)	
1	0x12	R/W	Class 0 Port Power Limit	(0011,1110)
1	0x13	R/W	Class 1 Port Power Limit	(0001,0000)
1	0x14	R/W	Class 2 Port Power Limit	(0001,1100)
1	0x15	R/W	Class 3 Port Power Limit	(0011,1110)
1	0x16	R/W	Class 4 Port Power Limit Type 1	(0011,1110)
1	0x17	R/W	Class 4 Port Power Limit Type 2	(0111,1000)
1	0x18~0x23	R	Reserved (write prohibited)	-
1	0x24	R/W	Port Temp. Limit MSB	(xxx0,1001)
1	0x25	R/W	Port Temp. Limit LSB	(0110,0000)
1 Davia	UX26~UX3F	R Configu	Reserved (write prohibited)	-
Power			ration	(1000(1000)
1	0x40		Trunk 0 Power Limit ISB	(xxxx,x000)
1	0x41		Trunk 1 Power Limit MSB	(1111,1010)
1	0x42		Trunk 1 Power Limit I SB	(1111 1010)
1	0x44~0x68	R	Reserved (write prohibited)	
1	0x69	R/W	Trunk Select	(xxxx xx00)
1	0x6A~0x6F	R	Reserved (write prohibited)	-
Port S	tatus			
1	0x70	R/W1C	Port 0 Status	(0000.0000)
1	0x71	R/W1C	Port 1 Status	(0000.0000)
1	0x72	R/W1C	Port 2 Status	(0000,0000)
1	0x73	R/W1C	Port 3 Status	(0000,0000)
1	0x74~0x77	R	Reserved (write prohibited)	-
1	0x78	R/W	Port 0 Status Mask	(1111,1111)
1	0x79	R/W	Port 1 Status Mask	(1111,1111)
1	0x7A	R/W	Port 2 Status Mask	(1111,1111)
1	0x7B	R/W	Port 3 Status Mask	(1111,1111)
1	0x7C~0x7F	R	Reserved (write prohibited)	-
1	0x80	R	Port Interrupt Status	(0000,0000)

## Table 6 Register Page 1 description

Copyright © 2017, IC Plus Corp.



Page #	Register A and Attri	ddress bute	Register Name	Default Value (Binary)
1	0x81	R/W	Power Event Handle	(111x,xxxx)
1	0x82	R	Port Power Status	(0000,0000)
1	0x83	R	MPS Present Status	(0000,0000)
1	0x84~0x8F	R	Reserved (write prohibited)	-
State	Machine Contro	ol & Status		
1	0x90	R/W	Port 0 State Machine State	(00x0,0000)
1	0x91	R/W	Port 1 State Machine State	(00x0,0000)
1	0x92	R/W	Port 2 State Machine State	(00x0,0000)
1	0x93	R/W	Port 3 State Machine State	(00x0,0000)
1	0x94~0x97	R	Reserved (write prohibited)	-
1	0x98	R/W	Port 0 Power Control	(xxxx,xx00)
1	0x99	R/W	Port 1 Power Control	(xxxx,xx00)
1	0x9A	R/W	Port 2 Power Control	(xxxx,xx00)
1	0x9B	R/W	Port 3 Power Control	(xxxx,xx00)
1	0x9C~0x9F	R	Reserved (write prohibited)	-
1	0xA0	R/W	Port 3-0 Classification Event Number	(1010,1010)
1	0xA1	R	Reserved (write prohibited)	-
1	0xA2	R/W	PSE Skip Event 2	(1111,1111)
1	0XA3~0xAF	R	Reserved (write prohibited)	-
Count	er Registers			
1	0xB0	R	Port 0 Invalid Signature Count	(0000,0000)
1	0xB1	R	Port 1 Invalid Signature Count	(0000,0000)
1	0xB2	R	Port 2 Invalid Signature Count	(0000,0000)
1	0xB3	R	Port 3 Invalid Signature Count	(0000,0000)
1	0XB3~0xB7	R	Reserved (write prohibited)	-
1	0xB8	R	Port 0 Power Denied Count	(0000,0000)
1	0xB9	R	Port 1 Power Denied Count	(0000,0000)
1	0xBA	R	Port 2 Power Denied Count	(0000,0000)
1	0xBB	R	Port 3 Power Denied Count	(0000,0000)
1	0xBC~0xFF	R	Reserved (write prohibited)	-
Total (	Current Limit Re	egisters		
1	0xC0	R/W	Total Current Limit Control	(0xxx,xxxx)
1	0xC1	R/W	PSE Available Current MSB	(xx00,0000)
1	0xC2	R/W	PSE Available Current LSB	(0000,0000)



## 7 Electrical Characteristics

## 7.1 Absolute Maximum Ratings

## (Note: Beyond these ratings can cause damage to the device)

 Table 7
 Electrical Characteristics

Parameter	Description	Min.	Тур.	Max.	Unit
Supply Voltage	V54 – AGND	-0.3		+80	V
PortN0~PortN3	PortNn– AGND @n=0~3	-0.3		+80	V
RS0~RS3	RSn – AGND @n=0~3	-0.3		+5.5	V
V5	V5 – AGND	-0.3		+5.5	V
All other Pins	All other Pin – (AGND, or DGND)	-0.3		+3.6	V
RGND, AGND	DGND – AGND	-0.3		+0.3	V
Maximum Junction				150	°C
Temperature				100	C
Storage Temperature		65		150	°C
Range		-05		150	C
Lead Temperature	Soldering 10 seconds			300	°C
ESD at all Pins	НВМ	<u>+</u> 2			KV

## 7.2 Operating Conditions

Parameter	Description	Min.	Тур.	Max.	Units
Та	Ambient temperature	-40		+85	°C
V54	V54 – AGND @ AF	45	48	57	V
	V54 – AGND @ AT	51	54	57	V

## 7.3 Electrical Characteristics for Analog I/O Pins

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
1/54	Power Supply	45V~57V @AF	45		57	V
V04	voltage	51V~57V @AT	51		57	V
154	V54 operating	All ports on @w/o peripheral load		10	10	<b>m</b> ^
154	current	current & port load current		12	10	ША
1/3D3	V3P3 voltage	External Capacitance=4.7uF	3 10	3 30	3 /6	V
V3F3	voro voltage	@short V3P3 and DV3P3	5.10	5.50	3.40	v
lout v3n3	EnB Rea-low	V3P3 providing to peripheral device			6	m۸
iout_vopo		@short V3P3 and DV3P3			0	
lin v2n2	EnB Rea=high	External 3.3V provides to V3P3 @short	6			mΔ
III_vopo		V3P3 and DV3P3	0			ША
V5	Internal use only	External Capacitance=4.7uF	5	5.25	5.5	V
V2P5	Internal use only	External Capacitance=1uF	2.37	2.5	2.62	V
	V54 under	Increasing V54 – AGND		30		V
V34_0VL	voltage lockout	Decreasing V54 – AGND		27		V
	V54 overvoltage	Increasing V54 – AGND		63		V
V54_0VL	lockout	Decreasing V54 – AGND		60		V
	V3P3 under	Increasing V3P3 – AGND		20		V
V3P3_UVL	voltage lockout	V3P3 – AGND @short V3P3 and DV3P3		2.0		v
	V3P3 overvoltage	Decreasing V3P3 – AGND		1.0		V
V3F3_0VL	lockout	V3P3 – AGND @short V3P3 and DV3P3		1.9.		v



#### 7.4 IEEE802.3 AF/AT Mode Parameters

## Table 8 IEEE802.3 AF/AT Mode Parameters

Parameter	Description	Conditions		Min.	Тур.	Max.	Unit
Tovlrec	Auto-recovery time	From overload shutdown to next dete	ection		1.6		S
Tudlrec	Auto-recovery time	From Imin_off shutdown to next dete	ction		1.6		S
Tbackoff	Back-off time	Midspan mode detection back-off tim	ne		2.5		S
linrush	Inrush current	For t=50ms Cload=180uF max.		400	425	450	mA
Inort	Port output ourront	Continuous port output current after	AF	10		375	mA
ιροπ	Fort output current	startup period	AT	10		640	mA
Dnort	Dort output power	Continuous port output power after s period @ AF	ontinuous port output power after startup eriod @ AF			15.4	W
Ppon	Continuous port output power after startup period @ AT	0.57		30	W		
Imin_off	Port off	Must disconnect for t greater than Tr	npdo	0		5	mA
Imin_onoff	Port off or on	May or may not disconnect for greate Tmpdo	May or may not disconnect for greater than Impdo		7.5	10	mA
Tmpdo	PD Maintenance power signature dropout time limit	AF/AT	NF/AT		350	400	ms
Tmps	PD Maintenance power signature time for validity	Port current pulse width to reset disconnect timer			49		ms
lout	Over load current	AF		350	375	400	mA
icut	(default)	AT		600	640	664	mA
Tcut	Over load time	Iport > Icut, AF/AT		50	62.5	75	ms
llim	Current limit	AF		400	425	450	mA
		AT		800	860	920	mA
Tlim	Current limit time	Iport = Ilim, AF/AT		50	62.5	75	ms
Toff	Turn off time	From VportN to V54-2.8V				500	ms
Ron	Port on resistance	lport≦640mA, & Ta=25℃			0.3		Ω
loff_port	PortN leakage current	V54=54V , Ta=25℃, Port off				10	uA





Figure 7 Typical Power up Sequence

## IEEE802.3 AF/AT Mode Parameters: (continued)

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
Detection						
Vdet1	Detection voltage @first point	V54 – PortNn, (n=0~3) @Rdet=25KΩ	2.8	8	10	V
Vdet2	Detection voltage @second point	V54 – PortNn, (n=0~3) @Rdet=25KΩ	2.8	4	10	V
Idetlim	Detection current limit	V54=PortNn, (n=0~3)			5	mA
Tdet	Time to complete detection of a PD	AF/AT		326	500	ms
Vdet_oc	Detection port open circuit voltage	V54 – PortNn, (n=0~3) @Port open circuit			30	V
Rdet_min	Minimum Rdet detection resistance	@Cdet=0.15uF	15	17	19	KΩ
Rdet_max	Maximum Rdet detection resistance	@Cdet=0.15uF	26.5	30	33	KΩ
Rdet_open	Open circuit resistance	Rdet @Cdet=0.15uF	500			KΩ
Cdet_good	Valid Cdet detection capacitance	@Rdet=25KΩ	0		0.15	uF
Cdet_bad	Invalid Cdet detection capacitance	@Rdet=25KΩ	10			uF

Copyright© 2017, IC Plus Corp.



Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
Classificatio	n					
Vclass	Classification voltage	V54 – PortNn, (n=0~3) @0mA≦Iclass≦50mA	15.5	18.0	20.5	V
Iclasslim	Classification current limitation	V54=PortNn, (n=0~3)	51		100	mA
		Class 0	0		5	mA
		Class 1	8		13	mA
	Clossification ourrant	Class 2	16		21	mA
ICIASS	Classification current	Class 3	25		31	mA
		Class 4	35		45	mA
		Invalid class	51			
Vmark	Mark voltage	V54 – PortNn, (n=0~3) @0mA≦Imark≦10mA	7	9	10	V
Imarklim	Mark current limitation	V54=PortNn, (n=0~3)	5		100	mA
Tcle	Classification event time	Width for classification event 1 or event 2	6	12	30	ms
Tme1	Mark event 1 time	Width for mark event 1	6	9	12	ms
Tme2	Mark event 2 time	Width for mark event 2	16	22		ms
Tpon	Power turn on time	From end of valid detect to application of power to port		55	400	ms
Temperatu	ire Sensor					
Tsd	Thermal shutdown	Internal temperature for thermal shutdown		150		°C
Thy	Thermal shutdown hysteresis	Internal temperature for release thermal shutdown		129		°C



## 7.5 Digital Electrical Characteristics

Table 9	Digital	Electrical	Characteristics
---------	---------	------------	-----------------

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
I <sup>2</sup> C & EEPR	OM interface					
VIL	Input low voltage	SCL/EE_CLK,SDAI/EE_DAT@ I <sup>2</sup> C mode, SCAN0, SCAN1			0.8	V
VIH	Input high voltage	SCL/EE_CLK,SDAI/EE_DAT@I <sup>2</sup> C mode, SCAN0, SCAN1	2.2			V
VOL	Open drain output low voltage	SCL/EE_CLK,SDAI/EE_DAT@auto mode @ Isink =5mA			0.7	V
VOL	Open drain output low voltage	SDAO,INTB,LED_CLK,LED_DAT @ lsink =5mA			0.7	V
Tscl	SCL/EE_CLK input	I <sup>2</sup> C input clock			1	MHz
Тее	SCL/EE_CLK output	Output clock for EEPROM			1	MHz
T <sub>SDAO</sub>	SDAO output Delay		350			ns
T <sub>SDAOH</sub>	SDAO output Hold		125			ns
T <sub>SDAI</sub>	SDAI Input Setup		50			ns
T <sub>SDAIH</sub>	SDAI Input Hold		50			ns
Others						
VIL	Input low voltage	AD0~AD2			0.8	V
VIH	Input high voltage	AD0~AD2	2.2			V



## 7.6 AC Timing

## 7.6.1 Power On Sequence and Reset Timing

Description	Min.	Тур.	Max.	Unit
V54_Power on time@ V54 rising time from 0v to 57v		100	-	ms
V54 stable to RstN release	200			ms
Reset to System up time			150	ms



Figure 8 Power on Sequence and Reset Timing Diagram



## 7.6.2 EEPROM Timing

## 7.6.2.1 Data read cycle

Symbol	Description	Min.	Тур.	Max.	Unit
T <sub>SCL</sub>	Receive clock period	-	20480	-	ns
T <sub>sSCL</sub>	SDA to SCL setup time	2	-	-	ns
T <sub>hSCL</sub>	SDA to SCL hold time	0.5	-	-	ns



Read data cycle

## Figure 9 EEPROM Read Cycle Timing Diagram

## 7.6.2.2 Command cycle

Symbol	Description	Min.	Тур.	Max.	Unit
T <sub>SCL</sub>	Transmit clock period	-	20480	-	ns
T <sub>dSCL</sub>	SCL falling edge to SDA	-	-	5200	ns







## 7.6.3 I<sup>2</sup>C Timing

## 7.6.3.1 Data read cycle

Symbol	Description	Min.	Тур.	Max.	Unit
T <sub>SCL</sub>	I <sup>2</sup> C clock period	1000	-	-	ns
T <sub>SDAO</sub>	SDAO output delay	-	-	350	ns
T <sub>SDAOH</sub>	SDAO output hold time of the last data bit	125	-	-	ns



Read data cycle

## Figure 11 I<sup>2</sup>C Read Cycle Timing Diagram

## 7.6.3.2 Command cycle

Symbol	Description	Min.	Тур.	Max.	Unit
T <sub>SCL</sub>	I <sup>2</sup> C clock period	1000	-	-	ns
T <sub>SDAI</sub>	SDAI setup time	50	-	-	ns
T <sub>SDAIH</sub>	SDAI hold time	50	-	-	ns



Figure 12 I<sup>2</sup>C Command Cycle Timing Diagram

## 7.7 Thermal Data

heta JA	heta JC	$\Psi_{JT}$	Conditions	Units
21	9.6	0.47	4 Layer PCB	°C/W

Copyright© 2017, IC Plus Corp.



## 8 Order Information

## Table 10Order Information

Part No.	Package	Operating Temperature	Notice
IP804A	48-Lead MQFN	-40°C to 85°C	



## 9 Package Detail

## 9.1 48 MQFN Outline Dimensions (in mm)



Figure 13 Package Outline Dimensions

## IC Plus Corp.

Headquarters 10F, No.47, Lane 2, Kwang-Fu Road, Sec. 2, Hsin-Chu City, Taiwan 300, R.O.C. TEL: 886-3-575-0275 FAX: 886-3-575-0475 Website: www.icplus.com.tw

### Sales Office

4F, No. 106, Hsin-Tai-Wu Road, Sec.1, Hsi-Chih, Taipei Hsien, Taiwan 221, R.O.C. TEL: 886-2-2696-1669 FAX: 886-2-2696-2220