

## OPAx171-Q1 36V 单电源通用运算放大器

### 1 特性

- 适用于汽车电子 应用
- 具有符合 AEC-Q100 测试指导的以下结果：
  - 器件温度 1 级：-40°C 至 +125°C 的环境运行温度范围
  - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级：
    - 等级 3A：针对 OPA171-Q1
    - 等级 3A：针对 OPA2171-Q1
    - 等级 2：针对 OPA4171-Q1
  - 器件充电器件模型 (CDM) ESD 分类等级
    - 等级 C4A：针对 OPA171-Q1
    - 等级 C6：针对 OPA2171-Q1
    - 等级 C6：针对 OPA4171-Q1
- 电源电压范围：2.7V 至 36V， $\pm 1.35V$  至  $\pm 18V$
- 低噪声： $14nV/\sqrt{Hz}$
- 低偏移漂移： $0.3\mu V/^\circ C$  (典型值)
- 已过滤的射频干扰 (RFI) 输入
- 输入范围包括负电源
- 输入范围运行至正电源
- 轨至轨输出
- 增益带宽：3MHz
- 低静态电流：每个放大器 475 $\mu A$
- 高共模抑制：120dB (典型值)
- 低输入偏置电流：8pA
- 行业标准封装：
  - 5 引脚小外形尺寸晶体管 SOT-23 (DBV) 封装

### 2 应用范围

- 电源模块内的跟踪放大器
- 商用电源
- 变频器放大器
- 桥式放大器
- 温度测量
- 应力计放大器
- 精密积分器
- 电池供电仪器
- 测试设备

### 3 说明


OPA171-Q1 系列器件是 36V 单电源低噪声运算放大器 (op amp)，能够在 2.7V ( $\pm 1.35V$ ) 至 36V ( $\pm 18V$ ) 的电源电压范围内运行。该器件采用微型封装，并且具有低偏移、低漂移、低带宽以及低静态电流特性。单通道、双通道和四通道版本均具有相同的技术规格，可最大程度地提高设计灵活性。

器件信息<sup>(1)</sup>


| 器件型号       | 封装                     | 封装尺寸 (标称值)      |
|------------|------------------------|-----------------|
| OPA171-Q1  | SOT-23 (5)             | 2.90mm x 1.60mm |
| OPA2171-Q1 | SOIC (8)               | 4.90mm x 3.91mm |
|            | VSSOP (8)              | 3.00mm x 3.00mm |
| OPA4171-Q1 | SOIC (14)              | 8.65mm x 3.91mm |
|            | 薄型小外形尺寸封装 (TSSOP) (14) | 5.00mm x 4.40mm |

(1) 如需了解所有可用封装，请见数据表末尾的可订购产品附录。

偏移电压与共模电压间的关系



偏移电压与电源间的关系



## 目录

|          |  |           |           |   |           |
|----------|--|-----------|-----------|---|-----------|
| <b>1</b> | <b>特性</b> .....                                      | <b>1</b>  | 8.3       | Feature Description .....                   | <b>15</b> |
| <b>2</b> | <b>应用范围</b> .....                                    | <b>1</b>  | 8.4       | Device Functional Modes .....               | <b>17</b> |
| <b>3</b> | <b>说明</b> .....                                      | <b>1</b>  | <b>9</b>  | <b>Application and Implementation</b> ..... | <b>18</b> |
| <b>4</b> | <b>修订历史记录</b> .....                                  | <b>2</b>  | 9.1       | Application Information .....               | <b>18</b> |
| <b>5</b> | <b>说明 (续)</b> .....                                  | <b>3</b>  | 9.2       | Typical Application .....                   | <b>19</b> |
| <b>6</b> | <b>Pin Configuration and Functions</b> .....         | <b>3</b>  | <b>10</b> | <b>Power Supply Recommendations</b> .....   | <b>21</b> |
| <b>7</b> | <b>Specifications</b> .....                          | <b>4</b>  | <b>11</b> | <b>Layout</b> .....                         | <b>21</b> |
| 7.1      | Absolute Maximum Ratings .....                       | <b>4</b>  | 11.1      | Layout Guidelines .....                     | <b>21</b> |
| 7.2      | ESD Ratings .....                                    | <b>5</b>  | 11.2      | Layout Example .....                        | <b>22</b> |
| 7.3      | Recommended Operating Conditions .....               | <b>5</b>  | <b>12</b> | <b>器件和文档支持</b> .....                        | <b>22</b> |
| 7.4      | Thermal Information — OPA171-Q1 and OPA2171-Q1 ..... | <b>5</b>  | 12.1      | 文档支持 .....                                  | <b>22</b> |
| 7.5      | Thermal Information — OPA4171-Q1 .....               | <b>5</b>  | 12.2      | 相关链接 .....                                  | <b>22</b> |
| 7.6      | Electrical Characteristics .....                     | <b>5</b>  | 12.3      | 社区资源 .....                                  | <b>23</b> |
| 7.7      | Typical Characteristics .....                        | <b>8</b>  | 12.4      | 商标 .....                                    | <b>23</b> |
| <b>8</b> | <b>Detailed Description</b> .....                    | <b>15</b> | 12.5      | 静电放电警告 .....                                | <b>23</b> |
| 8.1      | Overview .....                                       | <b>15</b> | 12.6      | Glossary .....                              | <b>23</b> |
| 8.2      | Functional Block Diagram .....                       | <b>15</b> | <b>13</b> | <b>机械、封装和可订购信息</b> .....                    | <b>23</b> |

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

| <b>Changes from Revision B (December 2014) to Revision C</b>                     | <b>Page</b> |
|--|-------------|
| • 已更改 特性列表中 HBM 和 CDM 的 ESD 分类等级 .....   | <b>1</b>    |
| • 已添加 8 引脚 VSSOP (DGK) 封装至 OPA2171-Q1 器件的封装选项 .....                              | <b>1</b>    |
| • Clarified the ESD values for each device in the <i>ESD Ratings</i> table ..... | <b>5</b>    |

| <b>Changes from Revision A (September 2012) to Revision B</b>                            | <b>Page</b> |
|--|-------------|
| • 已添加 处理额定值表, 特性 描述部分, 器件功能模式部分, 应用和实施部分, 电源相关建议部分, 布局部分, 器件和文档支持部分以及机械、封装和可订购信息部分 ..... | <b>1</b>    |



| <b>Changes from Original (June, 2011) to Revision A</b>   | <b>Page</b> |
|---|-------------|
| • 已在 特性: “具有下列结果的 AEC-Q100 测试指南”中增加了第二项特性要点: – 器件温度 1 级: -40°C 至 125°C 的环境运行温度范围/– 器件 HBM ESD 分类等级 H2/– 器件 CDM ESD 分类等级 C3A ..... | <b>1</b>    |
| • 已添加 PA2171-Q1 以及 OPA4171-Q1 器件到本数据表 .....   | <b>1</b>    |
| • Added classification levels to ESD ratings in Absolute Maximum Ratings table. ....  | <b>4</b>    |
| • Added row to Absolute Maximum Ratings table: Latch-up per JESD78D with Class 1 value. ....                                      | <b>4</b>    |

## 5 说明 (续)

大多数运算放大器仅有一个指定的电源电压，OPAx171-Q1 系列则有所不同，其可在 2.7V 至 36V 电压范围内可额定运行。超过电源轨的输入信号并不会导致反相。OPAx171-Q1 系列器件与高达 300pF 的电容性负载搭配使用时可保持稳定。输入信号可在负电源轨以下 100mV 到正电源轨以上 2V 范围内保持正常运行。该器件可在正电源轨之上 100mV 轨到轨满输入电压下运行，但在正电源轨 2V 范围内运行时会降低性能。


OPAx171-Q1 运算放大器的额定工作温度范围为 -40°C 至 +125°C。

## 6 Pin Configuration and Functions



**Pin Functions — SOT-23 (5), SOIC (8), and VSSOP (8) Packages**

| NAME  | PIN                     |                                     | I/O | DESCRIPTION                     |
|-------|-------------------------|-------------------------------------|-----|---------------------------------|
|       | OPA171-Q1<br>SOT-23 (5) | OPA2171-Q1<br>SOIC AND<br>VSSOP (8) |     |                                 |
| +IN   | 3                       | —                                   | I   | Noninverting input              |
| +IN A | —                       | 3                                   | I   | Noninverting input, channel A   |
| +IN B | —                       | 5                                   | I   | Noninverting input, channel B   |
| -IN   | 4                       | —                                   | I   | Inverting input                 |
| -IN A | —                       | 2                                   | I   | Inverting input, channel A      |
| -IN B | —                       | 6                                   | I   | Inverting input, channel B      |
| OUT   | 1                       | —                                   | O   | Output                          |
| OUT A | —                       | 1                                   | O   | Output, channel A               |
| OUT B | —                       | 7                                   | O   | Output, channel B               |
| V+    | 5                       | 7                                   | —   | Positive (highest) power supply |
| V-    | 2                       | 4                                   | —   | Negative (lowest) power supply  |


**Pin Functions — SOIC (14) and TSSOP (14) Packages**

| PIN   |     | I/O | DESCRIPTION                     |
|-------|-----|-----|---------------------------------|
| NAME  | NO. |     |                                 |
| +IN A | 3   | I   | Noninverting input, channel A   |
| +IN B | 5   | I   | Noninverting input, channel B   |
| +IN C | 10  | I   | Noninverting input, channel C   |
| +IN D | 12  | I   | Noninverting input, channel D   |
| -IN A | 2   | I   | Inverting input, channel A      |
| -IN B | 6   | I   | Inverting input, channel B      |
| -IN C | 9   | I   | Inverting input, channel C      |
| -IN D | 13  | I   | Inverting input, channel D      |
| OUT A | 1   | O   | Output, channel A               |
| OUT B | 7   | O   | Output, channel B               |
| OUT C | 8   | O   | Output, channel C               |
| OUT D | 14  | O   | Output, channel D               |
| V+    | 4   | —   | Positive (highest) power supply |
| V-    | 11  | —   | Negative (lowest) power supply  |

## 7 Specifications

### 7.1 Absolute Maximum Ratings

Over operating free-air temperature range, unless otherwise noted.<sup>(1)</sup>

|                                       |         | MIN        | MAX        | UNIT |
|---------------------------------------|---------|------------|------------|------|
| Supply voltage                        |         |            | 40         | V    |
| Signal input terminals                | Voltage | (V-) - 0.5 | (V+) + 0.5 | V    |
|                                       | Current |            | ±10        | mA   |
| Output short circuit <sup>(2)</sup>   |         | Continuous |            |      |
| Operating temperature                 |         | -55        | 150        | °C   |
| Junction temperature                  |         |            | 150        | °C   |
| Latch-up per JESD78D                  |         | Class 1    |            |      |
| Storage temperature, T <sub>stg</sub> |         | -65        | 150        | °C   |

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) Short-circuit to ground, one amplifier per package.

## 7.2 ESD Ratings

|                    |                         |   | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
| <b>OPA171-Q1</b>   |                         |   |       |      |
| V <sub>(ESD)</sub> | Electrostatic discharge | Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> | ±4000 | V    |
|                    |                         | Charged device model (CDM), per AEC Q100-011            | ±500  |      |
| <b>OPA2171-Q1</b>  |                         |   |       |      |
| V <sub>(ESD)</sub> | Electrostatic discharge | Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> | ±4000 | V    |
|                    |                         | Charged device model (CDM), per AEC Q100-011            | ±1000 |      |
| <b>OPA4171-Q1</b>  |                         |   |       |      |
| V <sub>(ESD)</sub> | Electrostatic discharge | Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> | ±2000 | V    |
|                    |                         | Charged device model (CDM), per AEC Q100-011            | ±1000 |      |

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|   | MIN         | NOM | MAX      | UNIT |
|---|-------------|-----|----------|------|
| Supply voltage (V <sub>+</sub> – V <sub>–</sub> ) | 4.5 (±2.25) |     | 36 (±18) | V    |
| Specified temperature                             | –40         |     | 125      | °C   |

## 7.4 Thermal Information — OPA171-Q1 and OPA2171-Q1

| THERMAL METRIC <sup>(1)</sup> |  | OPA171-Q1    | OPA2171-Q1 |             | UNIT |
|-------------------------------|--|--------------|------------|-------------|------|
|                               |  | DBV (SOT-23) | D (SOIC)   | DGK (VSSOP) |      |
|                               |  | 5 PINS       | 8 PINS     | 8 PINS      |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 277.3        | 116.1      | 186.5       | °C/W |
| R <sub>θJC(top)</sub>         | Junction-to-case(top) thermal resistance     | 193.3        | 69.8       | 78          | °C/W |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 121.2        | 56.6       | 107.8       | °C/W |
| ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 51.8         | 22.5       | 15.6        | °C/W |
| ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 109.5        | 56.1       | 106.2       | °C/W |

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 7.5 Thermal Information — OPA4171-Q1

| THERMAL METRIC <sup>(1)</sup> |  | OPA4171-Q1 |            | UNIT |
|-------------------------------|--|------------|------------|------|
|                               |  | D (SOIC)   | PW (TSSOP) |      |
|                               |  | 14 PINS    | 14 PINS    |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 93.2       | 106.9      | °C/W |
| R <sub>θJC(top)</sub>         | Junction-to-case(top) thermal resistance     | 51.8       | 24.4       | °C/W |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 49.4       | 59.3       | °C/W |
| ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 13.5       | 0.6        | °C/W |
| ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 42.2       | 54.3       | °C/W |

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 7.6 Electrical Characteristics

At T<sub>A</sub> = 25°C, V<sub>S</sub> = 2.7 to 36 V, V<sub>CM</sub> = V<sub>OUT</sub> = V<sub>S</sub> / 2, and R<sub>LOAD</sub> = 10 kΩ connected to V<sub>S</sub> / 2, unless otherwise noted. The specified temperature range is T<sub>A</sub> = –40°C to +125°C.

| PARAMETER             | TEST CONDITIONS                       | MIN | TYP  | MAX  | UNIT |
|-----------------------|---------------------------------------|-----|------|------|------|
| <b>OFFSET VOLTAGE</b> |                                       |     |      |      |      |
| V <sub>OS</sub>       | Input offset voltage                  |     | 0.25 | ±1.8 | mV   |
|                       | Input offset voltage over temperature |     | 0.3  | ±2   | mV   |

**Electrical Characteristics (接下页)**

At  $T_A = 25^\circ\text{C}$ ,  $V_S = 2.7$  to  $36\text{ V}$ ,  $V_{CM} = V_{OUT} = V_S / 2$ , and  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , unless otherwise noted. The specified temperature range is  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ .

| PARAMETER    |   | TEST CONDITIONS            | MIN | TYP | MAX           | UNIT                         |
|--------------|---|----------------------------|-----|-----|---------------|------------------------------|
| $dV_{OS}/dT$ | Input offset voltage drift (over temperature)         |                            |     | 0.3 | $\pm 2^{(1)}$ | $\mu\text{V}/^\circ\text{C}$ |
| PSRR         | Input offset voltage over temperature vs power supply | $V_S = 4$ to $36\text{ V}$ |     | 1   | $\pm 3$       | $\mu\text{V}/\text{V}$       |
|              | Channel separation, DC                                |                            |     | 5   |               | $\mu\text{V}/\text{V}$       |

(1) Not production tested.

**Electrical Characteristics (接下页)**

At  $T_A = 25^\circ\text{C}$ ,  $V_S = 2.7$  to  $36\text{ V}$ ,  $V_{CM} = V_{OUT} = V_S / 2$ , and  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , unless otherwise noted. The specified temperature range is  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ .

| PARAMETER                 |  | TEST CONDITIONS  | MIN           | TYP   | MAX           | UNIT                                 |
|---------------------------|--|--|---------------|---|---------------|--------------------------------------|
| <b>INPUT BIAS CURRENT</b> |  |  |               |   |               |                                      |
| $I_B$                     | Input bias current                                 |  |               | $\pm 8$   | $\pm 15$      | $\mu\text{A}$                        |
|                           | Input bias current over temperature                |  |               |   | $\pm 3.5$     | $\text{nA}$                          |
| $I_{OS}$                  | Input offset current                               |  |               | $\pm 4$   |               | $\mu\text{A}$                        |
|                           | Input offset current over temperature              |  |               |   | $\pm 3.5$     | $\text{nA}$                          |
| <b>NOISE</b>              |  |  |               |   |               |                                      |
|                           | Input voltage noise                                | $f = 0.1\text{ Hz to }10\text{ Hz}$  |               | 3   |               | $\mu\text{V}_{PP}$                   |
| $e_n$                     | Input voltage noise density                        | $f = 100\text{ Hz}$  |               | 25  |               | $\text{nV}/\sqrt{\text{Hz}}$         |
|                           |  | $f = 1\text{ kHz}$   |               | 14  |               | $\text{nV}/\sqrt{\text{Hz}}$         |
| <b>INPUT VOLTAGE</b>      |  |  |               |   |               |                                      |
| $V_{CM}$                  | Common-mode voltage range <sup>(2)</sup>           |  | $(V-) - 0.1$  |   | $(V+) - 2$    | $\text{V}$                           |
| CMRR                      | Common-mode rejection ratio (over temperature)     | $V_S = \pm 2\text{ V}, (V-) - 0.1\text{ V} < V_{CM} < (V+) - 2\text{ V}$           | 90            | 104   |               | $\text{dB}$                          |
|                           |  | $V_S = \pm 18\text{ V}, (V-) - 0.1\text{ V} < V_{CM} < (V+) - 2\text{ V}$          | 104           | 120   |               | $\text{dB}$                          |
| <b>INPUT IMPEDANCE</b>    |  |  |               |   |               |                                      |
|                           | Differential                                       |  |               | $100 \parallel 3$                                       |               | $\text{M}\Omega \parallel \text{pF}$ |
|                           | Common-mode  |  |               | $6 \parallel 3$   |               | $10^{12}\Omega \parallel \text{pF}$  |
| <b>OPEN-LOOP GAIN</b>     |  |  |               |   |               |                                      |
| $A_{OL}$                  | Open-loop voltage gain (over temperature)          | $V_S = +4\text{V to }+36\text{V}, (V-) + 0.35\text{V} < V_O < (V+) - 0.35\text{V}$ | 110           | 130   |               | $\text{dB}$                          |
| <b>FREQUENCY RESPONSE</b> |  |  |               |   |               |                                      |
| GBP                       | Gain bandwidth product                             |  |               | 3.0   |               | $\text{MHz}$                         |
| SR                        | Slew rate  | $G = 1$  |               | 1.5   |               | $\text{V}/\mu\text{s}$               |
| $t_S$                     | Settling time                                      | To 0.1%, $V_S = \pm 18\text{ V}, G = 1, 10\text{-V step}$                          |               | 6   |               | $\mu\text{s}$                        |
|                           |  | To 0.01% (12 bit), $V_S = \pm 18\text{ V}, G = 1, 10\text{-V step}$                |               | 10  |               | $\mu\text{s}$                        |
|                           | Overload recovery time                             | $V_{\text{IN}} \times \text{Gain} > V_S$   |               | 2   |               | $\mu\text{s}$                        |
| THD+N                     | Total harmonic distortion + noise                  | $G = 1, f = 1\text{ kHz}, V_O = 3 V_{RMS}$   |               | 0.0002%   |               |                                      |
| <b>OUTPUT</b>             |  |  |               |   |               |                                      |
| $V_O$                     | Voltage output swing from rail (over temperature)  | $R_L = 10\text{ k}\Omega, A_{OL} \geq 110\text{ dB}$                               | $(V-) + 0.35$ |   | $(V+) - 0.35$ | $\text{V}$                           |
| $I_{SC}$                  | Short-circuit current                              | Sourcing   |               | 25  |               | $\text{mA}$                          |
|                           |  | Sinking  |               | -35   |               |                                      |
| $C_{LOAD}$                | Capacitive load drive                              |  |               | See the <a href="#">Typical Characteristics</a> section |               | $\text{pF}$                          |
| $R_O$                     | Open-loop output resistance                        | $f = 1\text{ MHz}, I_O = 0\text{ A}$   |               | 150   |               | $\Omega$                             |
| <b>POWER SUPPLY</b>       |  |  |               |   |               |                                      |
| $V_S$                     | Specified voltage range                            |  | 2.7           |   | 36            | $\text{V}$                           |
| $I_Q$                     | Quiescent current per amplifier                    | $I_O = 0\text{ A}$   |               | 475   | 595           | $\mu\text{A}$                        |
|                           | Quiescent current per amplifier (over temperature) | $I_O = 0\text{ A}$   |               |   | 650           | $\mu\text{A}$                        |
| <b>TEMPERATURE</b>        |  |  |               |   |               |                                      |
|                           | Specified range                                    |  | -40           |   | 125           | $^\circ\text{C}$                     |
|                           | Operating range                                    |  | -55           |   | 150           | $^\circ\text{C}$                     |

(2) The input range can be extended beyond  $(V+) - 2\text{ V}$  up to  $V+$ . See the [Typical Characteristics](#) and [Detailed Description](#) sections for additional information.

## 7.7 Typical Characteristics

$V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$ , unless otherwise noted.

**表 1. Characteristic Performance Measurements**

| DESCRIPTION  | FIGURE     |
|--|------------|
| Offset Voltage Production Distribution                         | 图 1        |
| Offset Voltage Drift Distribution                              | 图 2        |
| Offset Voltage vs Temperature                                  | 图 3        |
| Offset Voltage vs Common-Mode Voltage                          | 图 4        |
| Offset Voltage vs Common-Mode Voltage (Upper Stage)            | 图 5        |
| Offset Voltage vs Power Supply                                 | 图 6        |
| $I_B$ and $I_{OS}$ vs Common-Mode Voltage                      | 图 7        |
| Input Bias Current vs Temperature                              | 图 8        |
| Output Voltage Swing vs Output Current (Maximum Supply)        | 图 9        |
| CMRR and PSRR vs Frequency (Referred-to Input)                 | 图 10       |
| CMRR vs Temperature  | 图 11       |
| PSRR vs Temperature  | 图 12       |
| 0.1Hz to 10Hz Noise  | 图 13       |
| Input Voltage Noise Spectral Density vs Frequency              | 图 14       |
| THD+N Ratio vs Frequency                                       | 图 15       |
| THD+N vs Output Amplitude                                      | 图 16       |
| Quiescent Current vs Temperature                               | 图 17       |
| Quiescent Current vs Supply Voltage                            | 图 18       |
| Open-Loop Gain and Phase vs Frequency                          | 图 19       |
| Closed-Loop Gain vs Frequency                                  | 图 20       |
| Open-Loop Gain vs Temperature                                  | 图 21       |
| Open-Loop Output Impedance vs Frequency                        | 图 22       |
| Small-Signal Overshoot vs Capacitive Load (100-mV Output Step) | 图 23, 图 24 |
| No Phase Reversal  | 图 25       |
| Positive Overload Recovery                                     | 图 26       |
| Negative Overload Recovery                                     | 图 27       |
| Small-Signal Step Response (100 mV)                            | 图 28, 图 29 |
| Large-Signal Step Response                                     | 图 30, 图 31 |
| Large-Signal Settling Time (10-V Positive Step)                | 图 32       |
| Large-Signal Settling Time (10-V Negative Step)                | 图 33       |
| Short-Circuit Current vs Temperature                           | 图 34       |
| Maximum Output Voltage vs Frequency                            | 图 35       |
| Channel Separation vs Frequency                                | 图 36       |






图 1. Offset Voltage Production Distribution




图 2. Offset Voltage Drift Distribution




图 3. Offset Voltage vs Temperature




图 4. Offset Voltage vs Common-Mode Voltage




图 5. Offset Voltage vs Common-Mode Voltage (Upper Stage)




图 6. Offset Voltage vs Power Supply




图 7.  $I_B$  and  $I_{OS}$  vs Common-Mode Voltage




图 8. Input Bias Current vs Temperature




图 9. Output Voltage Swing vs Output Current (Maximum Supply)




图 10. CMRR and PSRR vs Frequency (Referred-to Input)




图 11. CMRR vs Temperature




图 12. PSRR vs Temperature




图 13. 0.1- to 10-Hz Noise




图 14. Input Voltage Noise Spectral Density vs Frequency




图 15. THD+N Ratio vs Frequency




图 16. THD+N vs Output Amplitude




图 17. Quiescent Current vs Temperature




图 18. Quiescent Current vs Supply Voltage

# OPA171-Q1, OPA2171-Q1, OPA4171-Q1

ZHCS213C – JUNE 2011 – REVISED DECEMBER 2015

www.ti.com.cn




图 19. Open-Loop Gain and Phase vs Frequency




图 20. Closed-Loop Gain vs Frequency




图 21. Open-Loop Gain vs Temperature




图 22. Open-Loop Output Impedance vs Frequency




图 23. Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)




图 24. Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)




图 25. No Phase Reversal




图 26. Positive Overload Recovery




图 27. Negative Overload Recovery




图 28. Small-Signal Step Response (100 mV)




图 29. Small-Signal Step Response (100 mV)




图 30. Large-Signal Step Response




图 31. Large-Signal Step Response




图 32. Large-Signal Settling Time (10-V Positive Step)




图 33. Large-Signal Settling Time (10-V Negative Step)




图 34. Short-Circuit Current vs Temperature




图 35. Maximum Output Voltage vs Frequency





图 36. Channel Separation vs Frequency

## 8 Detailed Description

### 8.1 Overview

The OPAx171-Q1 family of operational amplifiers provide high overall performance, making them ideal for many general-purpose applications. The excellent offset drift of only 1.5  $\mu\text{V}/^\circ\text{C}$  (maximum) provides excellent stability over the entire temperature range. In addition, the device offers very good overall performance with high CMRR, PSRR, AOL, and superior THD.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Operating Characteristics

The OPAx171-Q1 family of devices is specified for operation from 2.7 to 36 V ( $\pm 1.35$  to  $\pm 18$  V). Many of the specifications apply from  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$ . Parameters that can exhibit significant variance with regard to operating voltage or temperature are shown in the [Typical Characteristics](#) section.

#### 8.3.2 Phase-Reversal Protection

The OPAx171-Q1 family of devices has an internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the OPAx171-Q1 family of devices prevents phase reversal with excessive common-mode voltage. Instead, the output limits into the appropriate rail. [Figure 37](#) shows this performance.

Feature Description (接下页)




图 37. No Phase Reversal

8.3.3 Capacitive Load and Stability

The dynamic characteristics of the OPAx171-Q1 family of devices have been optimized for commonly encountered operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (for example,  $R_{OUT}$  equal to 50  $\Omega$ ) in series with the output. 图 38 and 图 39 show small-signal overshoot versus capacitive load for several values of  $R_{OUT}$ . Also, for details of analysis techniques and application circuits, refer to the *Applications Bulletin AB-028 (SBOA015)*, available for download from [TI.com](http://TI.com).




图 38. Small-Signal Overshoot versus Capacitive Load (100-mV Output Step)




图 39. Small-Signal Overshoot versus Capacitive Load (100-mV Output Step)



## 8.4 Device Functional Modes

### 8.4.1 Common-Mode Voltage Range

The input common-mode voltage range of the OPAx171-Q1 family of devices extends 100 mV below the negative rail and within 2 V of the top rail for normal operation.

This device can operate with full rail-to-rail input 100 mV beyond the top rail, but with reduced performance within 2 V of the top rail. The typical performance in this range is summarized in [表 2](#).

**表 2. Typical Performance Range**

| PARAMETER                     | MIN        | TYP | MAX          | UNIT                         |
|-------------------------------|------------|-----|--------------|------------------------------|
| Input common-mode voltage     | $(V+) - 2$ |     | $(V+) + 0.1$ | V                            |
| Offset voltage                |            | 7   |              | mV                           |
| Offset voltage vs temperature |            | 12  |              | $\mu\text{V}/^\circ\text{C}$ |
| Common-mode rejection         |            | 65  |              | dB                           |
| Open-loop gain                |            | 60  |              | dB                           |
| GBW                           |            | 0.7 |              | MHz                          |
| Slew rate                     |            | 0.7 |              | $\text{V}/\mu\text{s}$       |
| Noise at $f = 1\text{kHz}$    |            | 30  |              | $\text{nV}/\sqrt{\text{Hz}}$ |

## 9 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The OPAx171-Q1 operational amplifier provides high overall performance, making it ideal for many general-purpose applications. The excellent offset drift of only  $2 \mu\text{V}/^\circ\text{C}$  provides excellent stability over the entire temperature range. In addition, the device offers very-good overall performance with high CMRR, PSRR, and  $A_{OL}$ . As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases,  $0.1\text{-}\mu\text{F}$  capacitors are adequate.

#### 9.1.1 Electrical Overstress

Designers often ask questions about the capability of an op amp to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA as stated in the [Absolute Maximum Ratings](#) table. 图 40 shows how a series input resistor can be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and its value should be kept to a minimum in noise-sensitive applications.




图 40. Input Current Protection

An ESD event produces a short duration, high-voltage pulse that is transformed into a short duration, high-current pulse as it discharges through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent it from being damaged. The energy absorbed by the protection circuitry is then dissipated as heat.

When the operational amplifier connects into a circuit, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. Should this condition occur, there is a risk that some of the internal ESD protection circuits may be biased on, and conduct current. Any such current flow occurs through ESD cells and rarely involves the absorption device.

If the ability of the supply to absorb this current is uncertain, external zener diodes may be added to the supply pins. The zener voltage must be selected such that the diode does not turn on during normal operation.

However, the zener voltage should be low enough so that the zener diode conducts if the supply pin begins to rise above the safe operating supply voltage level.

## 9.2 Typical Application

### 9.2.1 Capacitive Load Drive Solution Using an Isolation Resistor

The OPA171-Q1 device can be used capacitive loads such as cable shields, reference buffers, MOSFET gates, and diodes. The circuit uses an isolation resistor ( $R_{ISO}$ ) to stabilize the output of an op amp.  $R_{ISO}$  modifies the open loop gain of the system to ensure the circuit has sufficient phase margin.




图 41. Unity-Gain Buffer with  $R_{ISO}$  Stability Compensation

#### 9.2.1.1 Design Requirements

The design requirements are:

- Supply voltage: 30 V ( $\pm 15$  V)
- Capacitive loads: 100 pF, 1000 pF, 0.01  $\mu$ F, 0.1  $\mu$ F, and 1  $\mu$ F
- Phase margin: 45° and 60°

#### 9.2.1.2 Detailed Design Procedure

图 42 shows a unity-gain buffer driving a capacitive load. 公式 1 shows the transfer function for the circuit in 图 42. Not shown in 图 42 is the open-loop output resistance of the op amp,  $R_o$ .

$$T(s) = \frac{1 + C_{LOAD} \times R_{ISO} \times s}{1 + (R_o + R_{ISO}) \times C_{LOAD} \times s} \quad (1)$$

The transfer function in 公式 1 has a pole and a zero. The frequency of the pole ( $f_p$ ) is determined by  $(R_o + R_{ISO})$  and  $C_{LOAD}$ . Components  $R_{ISO}$  and  $C_{LOAD}$  determine the frequency of the zero ( $f_z$ ). A stable system is obtained by selecting  $R_{ISO}$  such that the rate of closure (ROC) between the open-loop gain ( $A_{OL}$ ) and  $1/\beta$  is 20 dB/decade. 图 42 shows the concept. The  $1/\beta$  curve for a unity-gain buffer is 0 dB.

Typical Application (接下页)




图 42. Unity-Gain Amplifier with  $R_{ISO}$  Compensation

ROC stability analysis is typically simulated. The validity of the analysis depends on multiple factors, especially the accurate modeling of  $R_o$ . In addition to simulating the ROC, a robust stability analysis includes a measurement of overshoot percentage and AC gain peaking of the circuit using a function generator, oscilloscope, and gain and phase analyzer. Phase margin is then calculated from these measurements. 表 3 lists the overshoot percentage and AC gain peaking that correspond to phase margins of  $45^\circ$  and  $60^\circ$ . For more details on this design and other alternative devices that can be used in place of the OPA171, refer to the Precision Design, *Capacitive Load Drive Solution using an Isolation Resistor (TIPD128)*.

表 3. Phase Margin versus Overshoot and AC Gain Peaking

| PHASE MARGIN | OVERSHOOT | AC GAIN PEAKING |
|--------------|-----------|-----------------|
| $45^\circ$   | 23.3%     | 2.35 dB         |
| $60^\circ$   | 8.8%      | 0.28 dB         |

9.2.1.3 Application Curve

The OPA171-Q1 device meets the supply voltage requirements of 30 V. The OPA171-Q1 device was tested for various capacitive loads and  $R_{ISO}$  was adjusted to achieve an overshoot corresponding to 表 3. 图 43 shows the test results.




图 43.  $R_{ISO}$  vs  $C_{LOAD}$

## 10 Power Supply Recommendations

The OPAx171-Q1 family of devices is specified for operation from 4.5 V to 36 V ( $\pm 2.25$  V to  $\pm 18$  V); many specifications apply from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the [Typical Characteristics](#) section.

### CAUTION

Supply voltages larger than 40 V can permanently damage the device; see the [Absolute Maximum Ratings](#) table.

Place 0.1- $\mu\text{F}$  bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For detailed information on bypass capacitor placement, see the [Layout](#) section.

## 11 Layout

### 11.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1- $\mu\text{F}$  ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current. See [Circuit Board Layout Techniques](#), [SLOA089](#), for detailed information.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in [Figure 44](#), keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

## 11.2 Layout Example





图 44. Operational Amplifier Board Layout for Noninverting Configuration

## 12 器件和文档支持

### 12.1 文档支持

#### 12.1.1 相关文档

相关文档如下：

- 《应用公告 AB-028》，SBOA015
- 《采用隔离电阻的电容式负载驱动器解决方案》，TIDU032
- 《电路板布局布线技巧》，SLOA089

### 12.2 相关链接

以下表格列出了快速访问链接。范围包括技术文档、支持与社区资源、工具和软件，并且可以快速访问样片或购买链接。

表 4. 相关链接

| 器件         | 产品文件夹                 | 样片与购买                 | 技术文章                  | 工具与软件                 | 支持与社区                 |
|------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|
| OPA171-Q1  | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> |
| OPA2171-Q1 | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> |
| OPA4171-Q1 | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> |

## 12.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 12.4 商标

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

## 12.5 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

## 12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

## 重要声明

德州仪器(TI)及其下属子公司有权根据 JESD46 最新标准,对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独立负责满足与其产品及其在应用中使用的 TI 产品相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独立负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

|               | 产品   |              | 应用   |
|---------------|--|--------------|--|
| 数字音频          | <a href="http://www.ti.com.cn/audio">www.ti.com.cn/audio</a>                               | 通信与电信        | <a href="http://www.ti.com.cn/telecom">www.ti.com.cn/telecom</a>             |
| 放大器和线性器件      | <a href="http://www.ti.com.cn/amplifiers">www.ti.com.cn/amplifiers</a>                     | 计算机及周边       | <a href="http://www.ti.com.cn/computer">www.ti.com.cn/computer</a>           |
| 数据转换器         | <a href="http://www.ti.com.cn/dataconverters">www.ti.com.cn/dataconverters</a>             | 消费电子         | <a href="http://www.ti.com.cn/consumer-apps">www.ti.com.cn/consumer-apps</a> |
| DLP® 产品       | <a href="http://www.dlp.com">www.dlp.com</a>   | 能源           | <a href="http://www.ti.com.cn/energy">www.ti.com.cn/energy</a>               |
| DSP - 数字信号处理器 | <a href="http://www.ti.com.cn/dsp">www.ti.com.cn/dsp</a>                                   | 工业应用         | <a href="http://www.ti.com.cn/industrial">www.ti.com.cn/industrial</a>       |
| 时钟和计时器        | <a href="http://www.ti.com.cn/clockandtimers">www.ti.com.cn/clockandtimers</a>             | 医疗电子         | <a href="http://www.ti.com.cn/medical">www.ti.com.cn/medical</a>             |
| 接口            | <a href="http://www.ti.com.cn/interface">www.ti.com.cn/interface</a>                       | 安防应用         | <a href="http://www.ti.com.cn/security">www.ti.com.cn/security</a>           |
| 逻辑            | <a href="http://www.ti.com.cn/logic">www.ti.com.cn/logic</a>                               | 汽车电子         | <a href="http://www.ti.com.cn/automotive">www.ti.com.cn/automotive</a>       |
| 电源管理          | <a href="http://www.ti.com.cn/power">www.ti.com.cn/power</a>                               | 视频和影像        | <a href="http://www.ti.com.cn/video">www.ti.com.cn/video</a>                 |
| 微控制器 (MCU)    | <a href="http://www.ti.com.cn/microcontrollers">www.ti.com.cn/microcontrollers</a>         |              |  |
| RFID 系统       | <a href="http://www.ti.com.cn/rfidsys">www.ti.com.cn/rfidsys</a>                           |              |  |
| OMAP应用处理器     | <a href="http://www.ti.com/omap">www.ti.com/omap</a>                                       |              |  |
| 无线连通性         | <a href="http://www.ti.com.cn/wirelessconnectivity">www.ti.com.cn/wirelessconnectivity</a> | 德州仪器在线技术支持社区 | <a href="http://www.deyisupport.com">www.deyisupport.com</a>                 |

邮寄地址: 上海市浦东新区世纪大道1568号, 中建大厦32楼邮政编码: 200122  
Copyright © 2016, 德州仪器半导体技术(上海)有限公司



**PACKAGING INFORMATION**

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2)         | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| OPA171AQDBVRQ1   | ACTIVE        | SOT-23       | DBV             | 5    | 3000        | Green (RoHS & no Sb/Br) | NIPDAU                  | Level-2-260C-1 YEAR  | -40 to 125   | OULQ                    | <a href="#">Samples</a> |
| OPA2171AQDGKRQ1  | ACTIVE        | VSSOP        | DGK             | 8    | 2500        | Green (RoHS & no Sb/Br) | NIPDAUAG                | Level-2-260C-1 YEAR  | -40 to 125   | 2171                    | <a href="#">Samples</a> |
| OPA2171AQDRQ1    | ACTIVE        | SOIC         | D               | 8    | 2500        | Green (RoHS & no Sb/Br) | NIPDAU                  | Level-3-260C-168 HR  | -40 to 125   | 2171AQ                  | <a href="#">Samples</a> |
| OPA4171AQDRQ1    | ACTIVE        | SOIC         | D               | 14   | 2500        | Green (RoHS & no Sb/Br) | NIPDAU                  | Level-3-260C-168 HR  | -40 to 125   | OPA4171Q1               | <a href="#">Samples</a> |
| OPA4171AQPWRQ1   | ACTIVE        | TSSOP        | PW              | 14   | 2000        | Green (RoHS & no Sb/Br) | NIPDAU                  | Level-3-260C-168 HR  | -40 to 125   | O4171Q1                 | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

| Device          | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| OPA171AQDBVRQ1  | SOT-23       | DBV             | 5    | 3000 | 180.0              | 8.4                | 3.23    | 3.17    | 1.37    | 4.0     | 8.0    | Q3            |
| OPA2171AQDGKRQ1 | VSSOP        | DGK             | 8    | 2500 | 330.0              | 12.4               | 5.3     | 3.4     | 1.4     | 8.0     | 12.0   | Q1            |
| OPA2171AQDRQ1   | SOIC         | D               | 8    | 2500 | 330.0              | 12.4               | 6.4     | 5.2     | 2.1     | 8.0     | 12.0   | Q1            |
| OPA4171AQDRQ1   | SOIC         | D               | 14   | 2500 | 330.0              | 16.4               | 6.5     | 9.0     | 2.1     | 8.0     | 16.0   | Q1            |
| OPA4171AQPWRQ1  | TSSOP        | PW              | 14   | 2000 | 330.0              | 12.4               | 6.9     | 5.6     | 1.6     | 8.0     | 12.0   | Q1            |

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

| Device          | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| OPA171AQDBVRQ1  | SOT-23       | DBV             | 5    | 3000 | 202.0       | 201.0      | 28.0        |
| OPA2171AQDGKRQ1 | VSSOP        | DGK             | 8    | 2500 | 366.0       | 364.0      | 50.0        |
| OPA2171AQDRQ1   | SOIC         | D               | 8    | 2500 | 367.0       | 367.0      | 35.0        |
| OPA4171AQDRQ1   | SOIC         | D               | 14   | 2500 | 367.0       | 367.0      | 38.0        |
| OPA4171AQPWRQ1  | TSSOP        | PW              | 14   | 2000 | 367.0       | 367.0      | 35.0        |


DBV0005A



# PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/E 09/2019

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

# EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/E 09/2019

NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/E 09/2019

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  -  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  -  Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
  - E. Falls within JEDEC MO-153

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed  $.006$  [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



4073329/E 05/06

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
  - E. Falls within JEDEC MO-187 variation AA, except interlead flash.



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## 重要声明和免责声明

TI 均以“原样”提供技术性及其可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122

Copyright © 2020 德州仪器半导体技术（上海）有限公司