

具有 5.5V 最大输入电压的 LMZ10501 1A 微型模块

1 特性

- 输出电流最高可达 1A
- 输入电压范围为 2.7V 至 5.5V
- 输出电压范围为 0.6V 到 3.6V
- 效率高达 95%
- 集成电感
- 8 引脚 microSiP 封装
- 结温范围：-40°C 至 125°C
- 可调节输出电压
- 2MHz 固定 PWM 开关频率
- 集成补偿功能
- 软启动功能
- 电流限制保护
- 热关断保护
- 针对上电、断电和欠压条件的输入电压 UVLO
- 仅采用 5 个外部组件 - 电阻分压器和 3 个陶瓷电容
- 小型解决方案尺寸
- 低输出电压纹波
- 简单的组件选择和印刷电路板 (PCB) 布局布线
- 高效率有效降低系统产生的热量
- 使用 LMZ10501 并借助 WEBENCH® 电源设计器创建定制设计方案

2 应用

- 由 3.3V 和 5V 电源轨到负载点的转换
- 空间受限型 应用
- 低输出噪声 设计

3 说明


LMZ10501 微型模块是易于使用的降压直流/直流解决方案，可在空间受限的应用中驱动高达 1A 的负载。该器件仅需使用一个输入电容、一个输出电容、一个小型 V_{CON} 滤波电容和两个电阻即可实现基本运行。该微型模块采用 8 引脚 μ SIP 封装，配备电感器。还提供基于内部电流限制的软启动功能、电流过载保护和热关断功能。

器件信息(1)


器件型号	封装	封装尺寸 (标称值)
LMZ10501	μ SIP (8)	3.00mm x 2.60mm

(1) 如需了解所有可用封装，请参见数据表末尾的可订购产品附录。

$V_{IN} = 3.6V$ 时的典型效率



辐射电磁干扰 (EMI) (CISPR22)
 $V_{IN} = 5V$ 、 $V_{OUT} = 1.8V$ 、 $I_{OUT} = 1A$



目录

1	特性	1	8.1	Application Information.....	13
2	应用	1	8.2	Typical Application	13
3	说明	1	9	Power Supply Recommendations	21
4	修订历史记录	2	9.1	Voltage Range	21
5	Pin Configuration and Functions	3	9.2	Current Capability	21
6	Specifications	4	9.3	Input Connection	21
6.1	Absolute Maximum Ratings	4	10	Layout	22
6.2	ESD Ratings.....	4	10.1	Layout Guidelines	22
6.3	Recommended Operating Conditions.....	4	10.2	Layout Example	22
6.4	Thermal Information	4	10.3	Package Considerations	23
6.5	Electrical Characteristics.....	5	11	器件和文档支持	24
6.6	System Characteristics	5	11.1	器件支持	24
6.7	Typical Characteristics	7	11.2	文档支持	24
7	Detailed Description	9	11.3	接收文档更新通知	24
7.1	Overview	9	11.4	社区资源	24
7.2	Functional Block Diagram	9	11.5	商标	24
7.3	Feature Description.....	9	11.6	静电放电警告.....	24
7.4	Device Functional Modes.....	11	11.7	术语表	24
8	Application and Implementation	13	12	机械、封装和可订购信息	25

4 修订历史记录


注：之前版本的页码可能与当前版本有所不同。

Changes from Revision F (November 2014) to Revision G	Page
• SEO 的编辑性重新命名	1
• 已添加 Webench 链接和 TI 参考设计顶部导航图标.....	1
• Move storage temperature spec to <i>Abs Max</i> table	4
• Changed "Handling" to "ESD" Ratings	4
• 已添加 器件支持	24
• 已更改 将 SIL 封装图更改成了 SIL0008G	25

Changes from Revision E (January 2014) to Revision F	Page
• 已添加 引脚配置和功能部分 ， 处理额定值表 ， 特性描述 部分， 器件功能模式 ， 应用和实施部分 ， 电源相关建议部分 ， 布局部分 ， 器件和文档支持部分 以及 机械、封装和可订购信息部分	1

Changes from Revision D (March 2013) to Revision E	Page
• Added new package SIL0008A	3

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
EN	1	I	Enable Input. Set this digital input higher than 1.2 V for normal operation. For shutdown, set low. Pin is internally pulled up to VIN and can be left floating for always-on operation.
VCON	2	I	Output voltage control pin. Connect to analog voltage from resistive divider or DAC/controller to set the VOUT voltage. $V_{OUT} = 2.5 \times V_{CON}$. Connect a small (470pF) capacitor from this pin to SGND to provide noise filtering.
FB	3	I	Feedback of the error amplifier. Connect directly to output capacitor to sense VOUT.
SGND	4	I	Ground for analog and control circuitry. Connect to PGND at a single point.
VOUT	5	O	Output Voltage. Connected to one terminal of the integrated inductor. Connect output filter capacitor between VOUT and PGND.
PGND	6	I	Power ground for the power MOSFETs and gate-drive circuitry.
VIN	7	I	Voltage supply input. Connect ceramic capacitor between VIN and PGND as close as possible to these two pins. Typical capacitor values are between 4.7 μ F and 22 μ F.
VREF	8	O	2.35-V voltage reference output. Typically connected to VCON pin through a resistive divider to set the output voltage.
PAD		I	The center pad underneath the SIL0008A package is internally tied to SGND. Connect this pad to the ground plane for improved thermal performance.

6 Specifications

6.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted) ⁽¹⁾⁽²⁾⁽³⁾

	MIN	MAX	UNIT
VIN, VREF to SGND	-0.2	+6.0	V
PGND to SGND	-0.2	+0.2	V
EN, FB, VCON	(SGND -0.2)	(VIN +0.2) w/6 max	V
VOUT	(PGND -0.2)	(VIN +0.2) w/6 max	V
Junction temperature (T _{J-MAX})	-40	125	°C
Maximum lead temperature		260	°C
Storage temperature, T _{stg}	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For the Electrical Characteristics table for specifications and test conditions.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±250	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Input voltage	2.7	5.5	V
Recommended load current	0	1000	mA
Junction temperature, T _J	-40	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾			LMZ10501	UNIT
			SIL (μSIP)	
			8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance ⁽²⁾	SIL0008G Package	45.8	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance		25	°C/W
R _{θJB}	Junction-to-board thermal resistance		9.2	°C/W
ψ _{JT}	Junction-to-top characterization parameter		1.5	°C/W
ψ _{JB}	Junction-to-board characterization parameter		9.1	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance		25	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).
- (2) Junction-to-ambient thermal resistance (R_{θJA}) is based on 4-layer board thermal measurements, performed under the conditions and guidelines set forth in the JEDEC standards JESD51-1 to JESD51-11. R_{θJA} varies with PCB copper area, power dissipation, and airflow.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted). Typical values represent the most likely parametric norm at $T_J = 25^\circ\text{C}$, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: $V_{IN} = 3.6\text{ V}$, $V_{EN} = 1.2\text{ V}$. ⁽¹⁾

PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT	
SYSTEM PARAMETERS						
$V_{REF} \times \text{GAIN}$	Reference voltage \times VCON to FB gain	$V_{IN} = V_{EN} = 5.5\text{V}$, $V_{CON} = 1.44\text{V}$	5.7575	5.875	5.9925	V
GAIN	VCON to FB Gain	$V_{IN} = 5.5\text{V}$, $V_{CON} = 1.44\text{V}$	2.4375	2.5	2.5750	V/V
V_{INUVLO}	V_{IN} rising threshold		2.24	2.41	2.64	V
$V_{INUVLO\ HYST}$	V_{IN} UVLO hysteresis		120	165	200	mV
I_{SHDN}	Shutdown supply current	$V_{IN} = 3.6\text{V}$, $V_{EN} = 0.5\text{V}$ ⁽³⁾		11	18	μA
I_Q	DC bias current into V_{IN}	$V_{IN} = 5.5\text{V}$, $V_{CON} = 1.6\text{V}$, $I_{OUT} = 0\text{A}$		6.5	9.5	mA
$R_{DROPOUT}$	V_{IN} to V_{OUT} resistance	$I_{OUT} = 200\text{ mA}$		305	575	$\text{m}\Omega$
I_{LIM}	DC output current limit	$V_{CON} = 1.72\text{V}$ ⁽⁴⁾	1025	1350		mA
F_{OSC}	Internal oscillator frequency		1.75	2.0	2.25	MHz
$V_{IH,ENABLE}$	Enable logic HIGH voltage		1.2			V
$V_{IL,ENABLE}$	Enable logic LOW voltage				0.5	V
T_{SD}	Thermal shutdown	Rising Threshold		150		$^\circ\text{C}$
$T_{SD-HYST}$	Thermal shutdown hysteresis			20		$^\circ\text{C}$
D_{MAX}	Maximum duty cycle			100%		
T_{ON-MIN}	Minimum on-time			50		ns
θ_{JA}	SIL0008A Package Thermal Resistance	20mm x 20mm board 2 layers, 2 oz copper, 0.5W, no airflow		77		$^\circ\text{C/W}$
		15mm x 15mm board 2 layers, 2 oz copper, 0.5W, no airflow		88		
		10mm x 10mm board 2 layers, 2 oz copper, 0.5W, no airflow		107		

- (1) Min and Max limits are 100% production tested at 25°C . Limits over the operating temperature range are specified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate the Average Outgoing Quality Level (AOQL).
- (2) Typical numbers are at 25°C and represent the most likely parametric norm.
- (3) Shutdown current includes leakage current of the high side PFET.
- (4) Current limit is built-in, fixed, and not adjustable.

6.6 System Characteristics

The following specifications are ensured by design providing the component values in [Figure 12](#) are used ($C_{IN} = C_{OUT} = 10\ \mu\text{F}$, 6.3 V, 0603, TDK C1608X5R0J106K). These parameters are not ensured by production testing. Unless otherwise stated the following conditions apply: $T_A = 25^\circ\text{C}$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\frac{\Delta V_{OUT}}{V_{OUT}} \tau$	Output voltage regulation over line voltage and load current $V_{OUT} = 0.6\text{ V}$ $\Delta V_{IN} = 2.7\text{ V to } 4.2\text{ V}$ $\Delta I_{OUT} = 0\text{ A to } 1\text{ A}$		$\pm 1.75\%$		
$\frac{\Delta V_{OUT}}{V_{OUT}} \tau$	Output voltage regulation over line voltage and load current $V_{OUT} = 1.5\text{ V}$ $\Delta V_{IN} = 2.7\text{ V to } 5.5\text{ V}$ $\Delta I_{OUT} = 0\text{ A to } 1\text{ A}$		$\pm 0.92\%$		
$\frac{\Delta V_{OUT}}{V_{OUT}} \tau$	Output voltage regulation over line voltage and load current $V_{OUT} = 3.6\text{ V}$ $\Delta V_{IN} = 4.0\text{ V to } 5.5\text{ V}$ $\Delta I_{OUT} = 0\text{ A to } 1\text{ A}$		$\pm 0.38\%$		
$\frac{V_{REF}}{T_{RISE}}$	Rise time of reference voltage $EN = \text{Low to High}$, $V_{IN} = 4.2\text{ V}$ $V_{OUT} = 2.7\text{ V}$, $I_{OUT} = 1\text{ A}$		10		μs

System Characteristics (continued)

The following specifications are ensured by design providing the component values in [Figure 12](#) are used ($C_{IN} = C_{OUT} = 10 \mu\text{F}$, 6.3 V, 0603, TDK C1608X5R0J106K). These parameters are not ensured by production testing. Unless otherwise stated the following conditions apply: $T_A = 25^\circ\text{C}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
η	Peak efficiency	$V_{IN} = 5.0 \text{ V}$, $V_{OUT} = 3.3 \text{ V}$ $I_{OUT} = 200 \text{ mA}$		95%		
	Full load efficiency	$V_{IN} = 5.0 \text{ V}$, $V_{OUT} = 3.6 \text{ V}$ $I_{OUT} = 1000 \text{ mA}$		91%		
V_{OUT} Ripple	Output voltage ripple	$V_{IN} = 5.0 \text{ V}$, $V_{OUT} = 1.8 \text{ V}$ $I_{OUT} = 1000 \text{ mA}$		10		mV pk-pk
Line Transient	Line transient response	$V_{IN} = 2.7 \text{ V}$ to 5.5 V , $T_R = T_F = 10 \mu\text{s}$, $V_{OUT} = 1.8 \text{ V}$, $I_{OUT} = 1000 \text{ mA}$		30		mV pk-pk
Load Transient	Load transient response	$V_{IN} = 5.0 \text{ V}$ $T_R = T_F = 40 \mu\text{s}$, $V_{OUT} = 1.8 \text{ V}$ $I_{OUT} = 100 \text{ mA}$ to 1000 mA		30		mV pk-pk

6.7 Typical Characteristics

Unless otherwise specified the following conditions apply: $V_{IN} = 3.6\text{ V}$, $T_A = 25^\circ\text{C}$




Figure 1. Dropout Voltage vs Load Current and Input Voltage, $T_A = 85^\circ\text{C}$




Figure 2. Thermal Derating $V_{OUT} = 1.2\text{ V}$, $\theta_{JA} = 77^\circ\text{C/W}$




Figure 3. Thermal Derating $V_{OUT} = 1.8\text{ V}$, $\theta_{JA} = 77^\circ\text{C/W}$




Figure 4. Thermal Derating $V_{OUT} = 2.5\text{ V}$, $\theta_{JA} = 77^\circ\text{C/W}$




Figure 5. Thermal Derating $V_{OUT} = 3.3\text{ V}$, $\theta_{JA} = 77^\circ\text{C/W}$




Figure 6. Radiated EMI (Cispr22) $V_{IN} = 5\text{ V}$, $V_{OUT} = 1.8\text{ V}$, $I_{OUT} = 1\text{-A}$ Default Evaluation Board BOM

Typical Characteristics (continued)

Unless otherwise specified the following conditions apply: $V_{IN} = 3.6\text{ V}$, $T_A = 25^\circ\text{C}$




Figure 7. Conducted EMI $V_{IN} = 5.0\text{ V}$, $V_{OUT} = 1.8\text{ V}$, $I_{OUT} = 1\text{-A}$ Default Evaluation Board BOM with Additional 2.2- μH 1- μF LC Input Filter





Figure 8. Startup

7 Detailed Description

7.1 Overview

The LMZ10501 SIMPLE SWITCHER® nano module is an easy-to-use step-down DC-DC solution capable of driving up to 1A load in space-constrained applications. Only an input capacitor, an output capacitor, a small V_{CON} filter capacitor, and two resistors are required for basic operation. The nano module comes in 8-pin LLP footprint package with an integrated inductor. The LMZ10501 operates in fixed 2.0MHz PWM (Pulse Width Modulation) mode, and is designed to deliver power at maximum efficiency. The output voltage is typically set by using a resistive divider between the built-in reference voltage V_{REF} and the control pin V_{CON} . The V_{CON} pin is the positive input to the error amplifier. The output voltage of the LMZ10501 can also be dynamically adjusted between 0.6V and 3.6V by driving the V_{CON} pin externally. Internal current limit softstart function, current overload protection, and thermal shutdown are also provided.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Current Limit

The LMZ10501 current limit feature protects the module during an overload condition. The circuit employs positive peak current limit in the PFET and negative peak current limit in the NFET switch. The positive peak current through the PFET is limited to 1.7A (typ.). When the current reaches this limit threshold the PFET switch is immediately turned off until the next switching cycle. This behavior continues on a cycle-by-cycle basis until the overload condition is removed from the output. The typical negative peak current limit through the NFET switch is -0.6A (typ.).

The ripple of the inductor current depends on the input and output voltages. This means that the DC level of the output current when the peak current limiting occurs will also vary over the line voltage and the output voltage level. Refer to the DC Output Current Limit plots in the [Typical Characteristics](#) section for more information.

Feature Description (continued)

7.3.2 Startup Behavior and Soft Start

The LMZ10501 features a current limit based soft start circuit in order to prevent large in-rush current and output overshoot as V_{OUT} is ramping up. This is achieved by gradually increasing the PFET current limit threshold to the final operating value as the output voltage ramps during startup. The maximum allowed current in the inductor is stepped up in a staircase profile for a fixed number of switching periods in each step. Additionally, the switching frequency in the first step is set at 450kHz and is then increased for each of the following steps until it reaches 2MHz at the final step of current limiting. This current limiting behavior is illustrated in [Figure 9](#) and allows for a smooth V_{OUT} ramp up.




Figure 9. Startup Behavior of Current Limit Based Softstart.

The soft start rate is also limited by the V_{CON} ramp up rate. The V_{CON} pin is discharged internally through a pull down device before startup occurs. This is done to deplete any residual charge on the V_{CON} filter capacitor and allow the V_{CON} voltage to ramp up from 0V when the part is started. The events that cause V_{CON} discharge are thermal shutdown, UVLO, EN low, or output short circuit detection. The minimum recommended capacitance on V_{CON} is 220pF and the maximum is 1nF. The duration of startup current limiting sequence takes approximately 75 μ s. After the sequence is completed, the feedback voltage is monitored for output short circuit events.

7.3.3 Output Short Circuit Protection

In addition to cycle by cycle current limit, the LMZ10501 features a second level of short circuit protection. If the load pulls the output voltage down and the feedback voltage falls to 0.375 V, the output short circuit protection will engage. In this mode the internal PFET switch is turned OFF after the current limit comparator trips and the beginning of the next cycle is inhibited for approximately 230 μ s. This forces the inductor current to ramp down and limits excessive current draw from the input supply when the output of the regulator is shorted. The synchronous rectifier is always OFF in this mode. After 230 μ s of non-switching a new startup sequence is initiated. During this new startup sequence the current limit is gradually stepped up to the nominal value as illustrated in the [Startup Behavior and Soft Start](#) section. After the startup sequence is completed again, the feedback voltage is monitored for output short circuit. If the short circuit is still persistent after the new startup sequence, switching will be stopped again and there will be another 230- μ s off period. A persistent output short condition results in a hiccup behavior where the LMZ10501 goes through the normal startup sequence, then detects the output short at the end of startup, terminates switching for 230 μ s, and repeats this cycle until the output short is released. This behavior is illustrated in [Figure 10](#).




Figure 10. Hiccup Behavior with Persistent Output Short Circuit.

Feature Description (continued)

Since the output current is limited during normal startup by the softstart function, the current charging the output capacitor is also limited. This results in a smooth V_{OUT} ramp up to nominal voltage. However, using excessively large output capacitance or V_{CON} capacitance under normal conditions can prevent the output voltage from reaching 0.375 V at the end of the startup sequence. In such cases the module will maintain the described above hiccup mode and the output voltage will not ramp up to final value. To cause this condition, one would have to use unnecessarily large output capacitance for 1A load applications. See the [Input And Output Capacitor Selection](#) section for guidance on maximum capacitances for different output voltage settings.

7.3.4 Thermal Overload Protection

The junction temperature of the LMZ10501 should not be allowed to exceed its maximum operating rating of 125°C. Thermal protection is implemented by an internal thermal shutdown circuit which activates at 150°C (typ). When this temperature is reached, the device enters a low power standby state. In this state switching remains off causing the output voltage to fall. Also, the V_{CON} capacitor is discharged to SGND. When the junction temperature falls back below 130°C (typ) normal startup occurs and V_{OUT} rises smoothly from 0V. Applications requiring maximum output current may require derating at elevated ambient temperature. See the [Typical Characteristics](#) section for thermal derating plots for various output voltages.

7.4 Device Functional Modes

7.4.1 Circuit Operation

The LMZ10501 is a synchronous Buck power module using a PFET for the high side switch and an NFET for the synchronous rectifier switch. The output voltage is regulated by modulating the PFET switch on-time. The circuit generates a duty-cycle modulated rectangular signal. The rectangular signal is averaged using a low pass filter formed by the integrated inductor and an output capacitor. The output voltage is equal to the average of the duty-cycle modulated rectangular signal. In PWM mode, the switching frequency is constant. The energy per cycle to the load is controlled by modulating the PFET on-time, which controls the peak inductor current. In current mode control architecture, the inductor current is compared with the slope compensated output of the error amplifier. At the rising edge of the clock, the PFET is turned ON, ramping up the inductor current with a slope of $(V_{IN} - V_{OUT})/L$. The PFET is ON until the current signal equals the error signal. Then the PFET is turned OFF and NFET is turned ON, ramping down the inductor current with a slope of V_{OUT}/L . At the next rising edge of the clock, the cycle repeats. An increase of load pulls the output voltage down, resulting in an increase of the error signal. As the error signal goes up, the peak inductor current is increased, elevating the average inductor current and responding to the heavier load. To ensure stability, a slope compensation ramp is subtracted from the error signal and internal loop compensation is provided.

7.4.2 Input Under Voltage Detection

The LMZ10501 implements an under voltage lock out (UVLO) circuit to ensure proper operation during startup, shutdown and input supply brownout conditions. The circuit monitors the voltage at the V_{IN} pin to ensure that sufficient voltage is present to bias the regulator. If the under voltage threshold is not met, all functions of the controller are disabled and the controller remains in a low power standby state.

7.4.3 Shutdown Mode

To shutdown the LMZ10501, pull the EN pin low (< 0.5 V). In the shutdown mode all internal circuits are turned OFF.

7.4.4 EN Pin Operation

The EN pin is internally pulled up to V_{IN} through a 790-k Ω (typical) resistor. This allows the nano module to be enabled by default when the EN pin is left floating. In such cases V_{IN} will set EN high when V_{IN} reaches 1.2 V. As the input voltage continues to rise, operation will start once V_{IN} exceeds the under-voltage lockout (UVLO) threshold. To set EN high externally, pull it up to 1.2 V or higher. Note that the voltage on EN must remain at less than $V_{IN} + 0.2$ V due to absolute maximum ratings of the device.

Device Functional Modes (continued)

7.4.5 Internal Synchronous Rectification

The LMZ10501 uses an internal NFET as a synchronous rectifier to minimize the switch voltage drop and increase efficiency. The NFET is designed to conduct through its intrinsic body diode during the built-in dead time between the PFET on-time and the NFET on-time. This eliminates the need for an external diode. The dead time between the PFET and NFET connection prevents shoot through current from V_{IN} to PGND during the switching transitions.

7.4.6 High Duty Cycle Operation

The LMZ10501 features a transition mode designed to extend the output regulation range to the minimum possible input voltage. As the input voltage decreases closer and closer to V_{OUT} , the off-time of the PFET gets smaller and smaller and the duty cycle eventually needs to reach 100% to support the output voltage. The input voltage at which the duty cycle reaches 100% is the edge of regulation. When the LMZ10501 input voltage is lowered, such that the off-time of the PFET reduces to less than 35ns, the LMZ10501 doubles the switching period to extend the off-time for that V_{IN} and maintain regulation. If V_{IN} is lowered even more, the off-time of the PFET will reach the 35ns mark again. The LMZ10501 will then reduce the frequency again, achieving less than 100% duty cycle operation and maintaining regulation. As V_{IN} is lowered even more, the LMZ10501 will continue to scale down the frequency, aiming to maintain at least 35ns off time. Eventually, as the input voltage decreases further, 100% duty cycle is reached. This behavior of extending the V_{IN} regulation range is illustrated in Figure 11.




Figure 11. High Duty Cycle Operation and Switching Frequency Reduction

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

This section describes a simple design procedure. Alternatively, WEBENCH® can be used to create and simulate a design using the LMZ10501. The WEBENCH® tool can be accessed from the LMZ10501 product folder at <http://www.ti.com/product/lmz10501>. For designs with typical output voltages (1.2 V, 1.8 V, 2.5 V, 3.3 V), jump to the [Application Curves](#) section for quick reference designs.

8.2 Typical Application




Figure 12. Typical Application Circuit

8.2.1 Design Requirements

The detailed design procedure is based on the required input and output voltage specifications for the design. The input voltage range of the LMZ10501 is 2.7V to 5.5V. The output voltage range is 0.6V to 3.6V. The output current capability is 1A.

8.2.2 Detailed Design Procedure

8.2.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the LMZ10501 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Typical Application (continued)

8.2.2.2 Setting The Output Voltage

The LMZ10501 provides a fixed 2.35-V V_{REF} voltage output. As shown in [Figure 12](#) above, a resistive divider formed by R_T and R_B sets the V_{CON} pin voltage level. The V_{OUT} voltage tracks V_{CON} and is governed by the following relationship:

$$V_{OUT} = GAIN \times V_{CON}$$

$$\text{where GAIN is } 2.5V/V \text{ from } V_{CON} \text{ to } V_{FB} \quad (1)$$

This equation is valid for output voltages between 0.6V and 3.6V and corresponds to V_{CON} voltage between 0.24V and 1.44V, respectively.

8.2.2.2.1 R_T And R_B Selection For Fixed V_{OUT}

The parameters affecting the output voltage setting are the R_T , R_B , and the product of the V_{REF} voltage \times GAIN. The V_{REF} voltage is typically 2.35V. Since V_{CON} is derived from V_{REF} via R_T and R_B ,

$$V_{CON} = V_{REF} \times R_B / (R_B + R_T) \quad (2)$$

After substitution,

$$V_{OUT} = V_{REF} \times GAIN \times R_B / (R_B + R_T) \quad (3)$$

$$R_T = (GAIN \times V_{REF} / V_{OUT} - 1) \times R_B \quad (4)$$

The ideal product of $GAIN \times V_{REF} = 5.875 \text{ V}$.

Choose R_T to be between 80k Ω and 300k Ω . Then, R_B can be calculated using [Equation 5](#) below.

$$R_B = (V_{OUT} / (5.875 \text{ V} - V_{OUT})) \times R_T \quad (5)$$

Note that the resistance of R_T should be $\geq 80\text{k}\Omega$. This ensures that the V_{REF} output current loading is not exceeded and the reference voltage is maintained. The current loading on V_{REF} should not be greater than 30 μA .

8.2.2.2.2 Output Voltage Accuracy Optimization

Each nano module is optimized to achieve high V_{OUT} accuracy. [Equation 1](#) shows that, by design, the output voltage is a function of the V_{CON} voltage and the gain from V_{CON} to V_{FB} . The voltage at V_{CON} is derived from V_{REF} . Therefore, as shown in [Equation 3](#), the accuracy of the output voltage is a function of the $V_{REF} \times$ GAIN product as well as the tolerance of the R_T and R_B resistors. The typical $V_{REF} \times$ GAIN product by design is 5.875 V. Each nano module's V_{REF} voltage is trimmed so that this product is as close to the ideal 5.875 V value as possible, achieving high V_{OUT} accuracy. See the [Features Description](#) section for the $V_{REF} \times$ GAIN product tolerance limits.

8.2.2.3 Dynamic Output Voltage Scaling

The V_{CON} pin on the LMZ10501 can be driven externally by a DAC to scale the output voltage dynamically. The output voltage $V_{OUT} = 2.5 \text{ V/V} \times V_{CON}$. When driving V_{CON} with a source different than V_{REF} place a 1.5k Ω resistor in series with the V_{CON} pin. Current limiting the external V_{CON} helps to protect this pin and allows the V_{CON} capacitor to be fully discharged to 0V after fault conditions.

8.2.2.4 Integrated Inductor

The LMZ10501 includes an inductor with over 1.2A DC current rating and soft saturation profile for up to 2A. This inductor allows for low package height and provides an easy to use, compact solution with reduced EMI.

8.2.2.5 Input And Output Capacitor Selection

The LMZ10501 is designed for use with low ESR multi-layer ceramic capacitors (MLCC) for its input and output filters. Using a 10 μF 0603 or 0805 with 6.3V or 10V rating ceramic input capacitor typically provides sufficient V_{IN} bypass. Use of multiple 4.7 μF or 2.2 μF capacitors can also be considered. Ceramic capacitors with X5R and X7R temperature characteristics are recommended for both input and output filters. These provide an optimal balance between small size, cost, reliability, and performance for space sensitive applications.

Typical Application (continued)

The DC voltage bias characteristics of the capacitors must be considered when selecting the DC voltage rating and case size of these components. The effective capacitance of an MLCC is typically reduced by the DC voltage bias applied across its terminals. For example, a typical 0805 case size X5R 6.3 V 10 μ F ceramic capacitor may only have 4.8 μ F left in it when a 5.0-V DC bias is applied. Similarly, a typical 0603 case size X5R 6.3V 10 μ F ceramic capacitor may only have 2.4 μ F at the same 5.0V DC. Smaller case size capacitors may have even larger percentage drop in value with DC bias.

The optimum output capacitance value is application dependent. Too small output capacitance can lead to instability due to lower loop phase margin. On the other hand, if the output capacitor is too large, it may prevent the output voltage from reaching the 0.375 V required voltage level at the end of the startup sequence. In such cases, the output short circuit protection can be engaged and the nano module will enter a hiccup mode as described in the [Output Short Circuit Protection](#) section. [Table 1](#) sets the minimum output capacitance for stability and maximum output capacitance for proper startup for various output voltage settings. Note that the maximum C_{OUT} value in [Table 1](#) assumes that the filter capacitance on V_{CON} is the maximum recommended value of 1nF and the R_T resistor value is less than 300k Ω . Lower V_{CON} capacitance can extend the maximum C_{OUT} range. There is no great performance benefit in using excessive C_{OUT} values.

Typical Application (continued)
Table 1. Output Capacitance Range

OUTPUT VOLTAGE	MINIMUM C _{OUT}	SUGGESTED C _{OUT}	MAXIMUM C _{OUT}
0.6 V	4.7 μF	10 μF	47 μF
1 V	3.3 μF	10 μF	47 μF
1.2 V	3.3 μF	10 μF	47 μF
1.8 V	3.3 μF	10 μF	68 μF
2.5 V	3.3 μF	10 μF	100 μF
3.3 V	3.3 μF	10 μF	100 μF

Use of multiple 4.7-μF or 2.2-μF output capacitors can be considered for reduced effective ESR and smaller output voltage ripple. In addition to the main output capacitor, small 0.1-μF – 0.01-μF parallel capacitors can be used to reduce high frequency noise.

8.2.3 Application Curves

8.2.3.1 $V_{OUT} = 1.2\text{ V}$




Figure 13. Schematic $V_{OUT} = 1.2\text{ V}$




Figure 14. Efficiency $V_{OUT} = 1.2\text{ V}$




Figure 15. Output Ripple $V_{OUT} = 1.2\text{ V}$




Figure 16. Load Transient $V_{OUT} = 1.2\text{ V}$




Figure 17. Line and Load Regulation $V_{OUT} = 1.2\text{ V}$




Figure 18. DC Current Limit $V_{OUT} = 1.2\text{ V}$, $T_A=85^\circ\text{C}$

LMZ10501

ZHCS572G – MAY 2011 – REVISED JULY 2018

www.ti.com.cn

8.2.3.2 $V_{OUT} = 1.8\text{ V}$




Figure 19. Schematic $V_{OUT} = 1.8\text{ V}$




Figure 20. Efficiency $V_{OUT} = 1.8\text{ V}$




Figure 21. Output Ripple $V_{OUT} = 1.8\text{ V}$




Figure 22. Load Transient $V_{OUT} = 1.8\text{ V}$




Figure 23. Line and Load Regulation $V_{OUT} = 1.8\text{ V}$




Figure 24. DC Current Limit $V_{OUT} = 1.8\text{ V}$, $T_A = 85^\circ\text{C}$

8.2.3.3 $V_{OUT} = 2.5\text{ V}$




Figure 25. Schematic $V_{OUT} = 2.5\text{ V}$




Figure 26. Efficiency $V_{OUT} = 2.5\text{ V}$




Figure 27. Output Ripple $V_{OUT} = 2.5\text{ V}$




Figure 28. Load Transient $V_{OUT} = 2.5\text{ V}$




Figure 29. Line and Load Regulation $V_{OUT} = 2.5\text{ V}$




Figure 30. DC Current Limit $V_{OUT} = 2.5\text{ V}$, $T_A = 85^\circ\text{C}$

LMZ10501

ZHCS572G – MAY 2011 – REVISED JULY 2018

www.ti.com.cn

8.2.3.4 $V_{OUT} = 3.3\text{ V}$




Figure 31. Schematic $V_{OUT} = 3.3\text{ V}$




Figure 32. Efficiency $V_{OUT} = 3.3\text{ V}$




Figure 33. Output Ripple $V_{OUT} = 3.3\text{ V}$




Figure 34. Load Transient $V_{OUT} = 3.3\text{ V}$




Figure 35. Line and Load Regulation $V_{OUT} = 3.3\text{ V}$




Figure 36. DC Current Limit $V_{OUT} = 3.3\text{ V}$, $T_A = 85^\circ\text{C}$

9 Power Supply Recommendations

9.1 Voltage Range

The voltage of the input supply must not exceed the *Absolute Maximum Ratings* and the *Recommended Operating Conditions* of the LMZ10501.

9.2 Current Capability

The input supply must be able to supply the required input current to the LMZ10501 converter. The required input current depends on the application's minimum required input voltage (V_{IN-MIN}), the required output power ($V_{OUT} \times I_{OUT-MAX}$), and the converter efficiency (η).

$$I_{IN} = V_{OUT} \times I_{OUT-MAX} / (V_{IN-MIN} \times \eta) \quad (6)$$

For example, for a design with 5-V minimum input voltage, 1.8-V output, and 1-A maximum load, considering 82% conversion efficiency, the required input current at steady state is 0.439 A.

9.3 Input Connection

Long input connection cables can cause issues with the normal operation of any buck converter.

9.3.1 Voltage Drops

Using long input wires to connect the supply to the input of any converter adds impedance in series with the input supply. This impedance can cause a voltage drop at the VIN pin of the converter when the output of the converter is loaded. If the input voltage is near the minimum operating voltage, this added voltage drop can cause the converter to drop out or reset. If long wires are used during testing, it is recommended to add some bulk (i.e. electrolytic) capacitance at the input of the converter.

9.3.2 Stability

The added inductance of long input cables together with the ceramic (and low ESR) input capacitor can result in an under damped RLC network at the input of the Buck converter. This can cause oscillations on the input and instability. If long wires are used, it is recommended to add some electrolytic capacitance in parallel with the ceramic input capacitor. The electrolytic capacitor's ESR will improve the damping.

Use an electrolytic capacitor with $C_{ELECTROLYTIC} \geq 4 \times C_{CERAMIC}$ and $ESR_{ELECTROLYTIC} \approx \sqrt{L_{CABLE} / C_{CERAMIC}}$

For example, two cables (one for VIN and one for GND), each 1 meter (~3 ft) long with ~1 mm diameter (18AWG), placed 1cm (~0.4 in) apart will form a rectangular loop resulting in about 1.2µH of inductance. The inductance in this example can be decreased to almost half if the input wires are twisted. Based on a 10µF ceramic input capacitor, the recommended parallel $C_{ELECTROLYTIC}$ is $\geq 40 \mu F$. Using a 47-µF capacitor will be sufficient. The recommended $ESR_{ELECTROLYTIC} \approx 0.35\Omega$ or larger, based on about 1.2 µH of inductance and 10 µF of ceramic input capacitance.

See application note [SNVA489](#) for more details on input filter design.

10 Layout

10.1 Layout Guidelines

The board layout of any DC/DC switching converter is critical for the optimal performance of the design. Bad PCB layout design can disrupt the operation of an otherwise good schematic design. Even if the regulator still converts the voltage properly, the board layout can mean the difference between passing or failing EMI regulations. In a Buck converter, the most critical board layout path is between the input capacitor ground terminal and the synchronous rectifier ground. The loop formed by the input capacitor and the power FETs is a path for the high di/dt switching current during each switching period. This loop should always be kept as short as possible when laying out a board for any buck converter.

The LMZ10501 integrates the inductor and simplifies the DC/DC converter board layout. Refer to the example layout in [Figure 37](#). There are a few basic requirements to achieve a good LMZ10501 layout.

1. Place the input capacitor C_{IN} as close as possible to the V_{IN} and PGND pins. V_{IN} (pin 7) and PGND (pin 6) on the LMZ10501 are next to each other which makes the input capacitor placement simple.
2. Place the V_{CON} filter capacitor C_{VC} and the R_B R_T resistive divider as close as possible to the V_{CON} and SGND pins. The C_{VC} capacitor (not R_B) should be the component closer to the V_{CON} pin, as shown in [Figure 37](#). This allows for better bypass of the control voltage set at V_{CON} .
3. Run the feedback trace (from V_{OUT} to FB) away from noise sources.
4. Connect SGND to a quiet GND plane.
5. Provide enough PCB area for proper heat sinking. Refer to the [Electrical Characteristics](#) table for example θ_{JA} values for different board areas. Also, refer to AN-200 for additional thermal design hints.

Refer to the evaluation board user guide [SNVU313](#) for a complete board layout example.

10.2 Layout Example




Figure 37. Example Top Layer Board Layout

10.3 Package Considerations

Use the following recommendations when utilizing machine placement :

- Use 1.06 mm (42mil) or smaller nozzle size. The pick up area is the top of the inductor which is 1.6 mm × 2 mm.
- Soft tip pick and place nozzle is recommended.
- Add 0.05 mm to the component thickness so that the device will be released 0.05 mm (2 mil) into the solder paste without putting pressure or splashing the solder paste.
- Slow the pick arm when picking the part from the tape and reel carrier and when depositing the IC on the board.
- If the machine releases the component by force, use minimum force or no more than 3 Newtons.

For manual placement:

- Use a vacuum pick up hand tool with soft tip head.
- If vacuum pick up tool is not available, use non-metal tweezers and hold the part by sides.
- Use minimal force when picking and placing the module on the board.
- Using hot air station provides better temperature control and better controlled air flow than a heat gun.
- Go to the video section at www.ti.com/product/lmz10501 for a quick video on how to solder rework the LMZ10501.

11 器件和文档支持

11.1 器件支持

11.1.1 使用 WEBENCH® 工具创建定制设计

单击[此处](#)，使用 LMZ10501 器件并借助 WEBENCH® 电源设计器创建定制设计方案。

1. 首先输入输入电压 (V_{IN})、输出电压 (V_{OUT}) 和输出电流 (I_{OUT}) 要求。
2. 使用优化器拨盘优化该设计的关键参数，如效率、尺寸和成本。
3. 将生成的设计与德州仪器 (TI) 的其他可行的解决方案进行比较。

WEBENCH 电源设计器可提供定制原理图以及罗列实时价格和组件供货情况的物料清单。

在多数情况下，可执行以下操作：

- 运行电气仿真，观察重要波形以及电路性能
- 运行热性能仿真，了解电路板热性能
- 将定制原理图和布局方案以常用 CAD 格式导出
- 打印设计方案的 PDF 报告并与同事共享

有关 WEBENCH 工具的详细信息，请访问 www.ti.com.cn/WEBENCH。

11.2 文档支持

11.2.1 相关文档

- [《AN-2162: 轻松解决直流/直流转换器的传导 EMI 问题》](#)
- [《LMZ10501SIL 和 LMZ10500SIL SIMPLE SWITCHER® 微型模块评估板》](#)

11.3 接收文档更新通知

要接收文档更新通知，请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

TI E2E™ 在线社区 *TI 的工程师对工程师 (E2E) 社区*。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 *TI 参考设计支持* 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.5 商标

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

11.7 术语表



SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此产品说明书的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMZ10501SILR	ACTIVE	uSiP	SIL	8	3000	RoHS (In Work) & Green (In Work)	NIAU	Level-3-260C-168 HR	-40 to 125	TXN5010EC (501, DG) 9811 0501 0501 9811 DG	
LMZ10501SILT	ACTIVE	uSiP	SIL	8	250	RoHS (In Work) & Green (In Work)	NIAU	Level-3-260C-168 HR	-40 to 125	TXN5010EC (501, DG) 9811 0501 0501 9811 DG	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMZ10501SILR	uSiP	SIL	8	3000	178.0	8.4	1.83	1.98	0.25	4.0	8.0	Q1
LMZ10501SILT	uSiP	SIL	8	250	178.0	8.4	1.83	1.98	0.25	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMZ10501SILR	uSiP	SIL	8	3000	210.0	185.0	35.0
LMZ10501SILT	uSiP	SIL	8	250	210.0	185.0	35.0

重要声明和免责声明

TI 均以“原样”提供技术性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2019 德州仪器半导体技术（上海）有限公司