

Features

Wide Voltage Operation	1 MHz (2.5V), 4
- VCC = 1.7V to 5.5V	(1.7V)Compatib
Operating Ambient Temperature: -40° C to $+85^{\circ}$ C	Write Protect Pi
Internally Organized:	32-bytes Page (1
	Additional Writ
- HE24C32, 4096X 8 (32K bits) Two-wire Serial Interface	Partial Page Wr
	Self-timed Writ
Schmitt Trigger, Filtered Inputs for Noise Suppression	- Endurance: 1
Enhanced ESD/Latch-up protection	- Data Retention
-HBM 8000V	

Bidirectional Data Transfer Protocol
1 MHz (2.5V), 400 kHz (1.7V), 100 kHz
(1.7V)Compatibility
Write Protect Pin for Hardware Data Protection
32-bytes Page (32K) Write Modes
Additional Write lockable page
Partial Page Writes Allowed
Self-timed Write Cycle (5 ms max) High-reliability
Endurance: 1 Million Write Cycles
Data Retention: 100 Years
8-lead PDIP/SOP/TSSOP /UDFN and WLCSP4 Packages

General Description

The HE24C32 provides 32,768bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as 4096 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The HE24C32 offer an additional page, named the identification Page (32bytes). The identification page can be used to store sensitive application parameters which can be (later) permanently locked in Read-only mode.

Pin Configuration


Pin Name	Founctions		8-pa	ad DFN	WLCSP
A0-A2	Address Inputs				1 2
SDA	Serial Data		Vcc 8	A0	A Vcc: Vss:
SCL	Serial Clock Input		WP 7	2 A1	
WP	Write Protect		SCL 6	3 A2	B SCL: SDA:
GND	Ground		SDA 5	4 GND	B SCL: SDA:
VCC	Power Supply		Botto	m view	Marking side (top view)
8 - lead P	8 - lead PDIP		SOP	8 - le:	ad TSSOP
	8 Vcc	A0 0 10	8 🛛 Vcc	A0 🗖 1	
A1 🗖 2	7 🗖 WP	A1 2	7 WP	A1 🗖 2	2 7 🗖 WP
A2 🗖 3	6 SCL	A2 🗖 3	6 SCL	A2 🗖 3	6 SCL
GND C 4	5 SDA	GND C 4	5 SDA		5 SDA
				<u></u>	



HE24C32

Two-Wire Serial EEPROM

Block Diagram





Pin Descriptions

DEVICE/PAGE ADDRESSES (A2, A1 and A0): The A2, A1 and A0 pins are device address inputs that are hard wired for the HE24C32. Eight 32K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section).

SERIAL DATA (SDA): The SDA pin is bi-directional for serial data transfer. This pin is open-drain driven and may be wire-Read with any number of other open-drain or open- collector devices.

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

WRITE PROTECT (WP): The HE24C32 has a Write Protect pin that provides hardware data protection. The Write Protect pin allows normal read/write operations when connected to ground (GND). When the Write Protect pin is connected to VCC, the write protection feature is enabled and operates as shown in the following Table 2.

WP Pin Status	Part of the Array Protected			
	HE24C32			
At Vcc	Full(32K)Array			
At GND	Normal Read/Write Operations			

Table 2:Write Protect

Memory Organization

HE24C32, 32K SERIAL EEPROM: Internally organized with 128 pages of 32 bytes each, the 32K requires an 12-bit data word address for random word addressing.



Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see to Figure 1 on page 4). Data changes during SCL high periods will indicate a start or stop condition as defined below.

START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see to Figure 2 on page 4).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see Figure 2 on page 4).

ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sen ds a "0" to acknowledge that it has received each word. This happens during the ninth clock cycle.

STANDBY MODE: The HE24C32 features a low-power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the STOP bit and the completion of any internal operations

MEMORY RESET: After an interruption in protocol, power loss or system reset, any two-wire part can be reset by following these steps:

- 1. Clock up to 9 cycle s.
- 2. Look for SDA high in each cycle while SCL is high.
- 3. Create a start condition.

Figure 1: Data Validity




Figure 2: Start and Stop Definition







Figure 3: Output Acknowledge



Device Addressing

The 32K devices all require an 8-bit device address word following a start condition to enable the chip for a read or write operation (see to Figure 4 on page 7).

The device address word consists of a mandatory "1", "0" sequence for the first four most significant bits as shown. This is common to all the Serial EEPROM devices.

The next 3 bits are the A2, A1 and A0 device address bits for the 32K EEPROM. These 3 bits must compare to their corresponding hardwired input pins.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device add ress, the EEPROM will output a "0". If a compare is not made, the chip will return to a standby state.



Write Operations

BYTE WRITE: A write operation requires an 8-bit data word address follo wing the device address word and acknowledgm en t. Upon receipt of this address, the EEPROM will again respond with a "0" and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a "0" and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle, tWR, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is comp lete (see Figure 5 on page 7).

PAGE WRITE

A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 31 (32K) more data words. The EEPROM will respond with a "0" after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see Figure 6 on page 7).

The data word address lower five (32K) bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 32 (32K) data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten.

ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowled ge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a "0", allowing the read or write sequence to continue.



Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to "1". There are three read operations: current address read, random address read and sequential read.


CURRENT ADDRESS READ: The internal data word address counter maintains the last accessed address, and incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page.

Once the device address with the read/write select bit set to "1" is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input "0" but does generate a following stop condition (see Figure 7 on page 8).

Sequential reads are initiated by either a current address read or a **SEQUENTIAL READ:** random address read. After the microcontroller receives a data word, it responds with acknowledge. As the EEPROM receives an acknowled ge, it will an long as continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a "0" but does generate a following stop condition (see Figure 9 on page 8).

Figure 4: Device Address

MSB LSB 32K/64K 1 0 1 0 A2 A1 A0 R/W








Figure 6: Page Write




Figure 7: Current Address Read




Figure 8: Random Read







Figure 9: Sequential Read



Electrical Characteristics Absolute Maximum Stress Ratings

DC Supply Voltage	0.3V to +6.5V
Input / Output VoltageGND-0.2	3V to VCC+0.3V
Operating Ambient Temperature	-40° C to $+85^{\circ}$ C
Storage Temperature	-65℃ to +150℃

Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics

Applicable over recommended operating range from: $TA = -40^{\circ}C$ to $+85^{\circ}C$, VCC = +1.7V to +5.5V (unless otherwise noted)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Supply Voltage	Vcc	1.7	—	5.5	V	
Supply Current VCC = 5.0V	I _{CC1}		0.14	0.3	mA	READ at 400KHz
Supply Current VCC = $5.0V$	I _{CC2}	—	0.28	0.5	mA	WRITE at 400KHz
Standby Current	Isb		0.03	0.5	μΑ	VIN=VCC or GND
Input Leakage Current	I_{LI}	—	0.10	1.0	μΑ	VIN=VCC or GND
Output Leakage Current	ILO		0.05	1.0	μΑ	VOUT=VCC or GND
Input Low Level	V_{IL1}	-0.3		Vcc*0.3	V	Vcc=1.7V to 5.5V
Input High Level	V_{IH1}	Vcc*0.7	—	Vcc+0.3	V	Vcc=1.7V to 5.5V
Input Low Level	V _{IL2}	-0.3		Vcc*0.2	V	Vcc=1.7V
Input High Level	V _{IH2}	Vcc*0.7	—	Vcc+0.3	V	Vcc=1.7V
Output Low Level VCC = 5.0V	V _{OL3}	—		0.4	V	IOL=3.0mA
Output Low Level VCC =3.0V	V _{OL2}	_	—	0.4	V	IOL=3.0mA
Output Low Level VCC =1.7V	VOL1	—	—	0.2	V	IOL=0.15mA



Pin Capacitance

Applicable over recommended operating range from TA = 25 °C, f = 1.0 MHz, VCC = +1.7V

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Input/Output Capacitance (SDA)	CI/O	-	-	8	pF	VI/O = 0V
Input Capacitance (A0, A1, A2, SCL)	CIN	-	-	6	pF	VIN = 0V


AC Electrical Characteristics

De ure ure et e ur	C11	י1.7	v < Vcc < 2.2	5v	2.5v	< Vcc < 5	.5v	Units
Parameter	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Clock Frequency, SCL	fSCL	-	-	400	-	-	1000	KHz
Clock Pulse Width Low	tLOW	1.2	-	-	0.6	-	-	s
Clock Pulse Width High	tHIGH	0.6	-	-	0.4	-	-	s
Noise Suppression Time	tI	-	-	50	-	-	40	ns
Clock Low to Data Out Valid	tAA	0.05	-	0.9	0.05	-	0.55	S
Time the bus must be free before		0.5			0.5			_
a new transmission can start	tBUF	0.5	-	-	0.5	-	-	S
Start Hold Time	tHD.STA	0.25	-	-	0.25	-	-	S
Start Setup Time	tSU.STA	0.25	-	-	0.25	-	-	S
Data In Hold Time	tHD.DAT	0	-	-	0	-	-	s
Data In Setup Time	tSU.DAT	100	-	-	100	-	-	ns
Inputs Rise Time(1)	tR	-	-	0.3	-	-	0.3	us
Inputs Fall Time(1)	tF	-	-	0.3	-	-	0.3	us
Stop Setup Time	tSU.STO	0.25	-	-	0.25	-	-	S
Data Out Hold Time	tDH	50	-	-	50	-	-	ns
Write Cycle Time	tWR	-	1.9	3	-	1.9	3	ms
5.0V, 25°C, Byte Mode	Endurance	1M	-	-	-	-	-	Write Cycles




Bus Timing

Figure 10: SCL: Serial Clock, SDA: Serial Data I/O



Write Cycle Timing

Figure 11: SCL: Serial Clock, SDA: Serial Data I/O




Note:


1. The write cycle time tWR is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.




8-lead DIP package digram








Side View



Section B-B




End View


COMMON DIMENSIONS (Unit of Measure=mm)

SYMBOL	MIN	MAX	
A	3.60		
A1	0.51		
A2	3.10	3.50	
A3	1.50	1.70	
b	0.44	0.53	
b1	0.43	0.48	
В	1.5	2 BSC	
C	0.25	0.31	
c1	0.24		
D	9.05		
(E1)	6.15	6.55	
e	2.5	54 BSC	
eA	7.6	52 BSC	
eB	7,62	9.50	
eC	0	0.94	
L	3.00	5	



8-lead SOP package digram






Top View



COMMON DIMENSIONS (1)

Unit of Measure = mm)	it of Measur	e = mm)
-----------------------	--------------	---------


SYMBOL	MIN	MAX
A	1.35	1.75
A1	0,10	0.25
b	0.31	0.51
С	0.17	0.25
D	4.70	5,10.
E1	3.80	4.00
E	5.79 6.20	
e	1.27 B	sc
L	0.40	1.27
q	0°	8°




Side View



8-lead TSSOP package digram





Top View

b




COMMON DIMENSIONS

SYMBOL	MIN	MAX		
D	2.80	3.20		
E	6.20 6.60			
E1	4.20	4.60		
A	-	1.20		
A2	0.80	1.15		
b	0.19 0.30			
e	0.65 8	BSC		
L	0.45 0.75			
L1	1.00 BSC			
q	0°	8°		


Side View



8-lead UDFN package digram



WLCSP





Order Information

