

General Description

The XD4538 is a dual, precision monostable multivibrator with independent trigger and reset controls. The device is retriggerable and resettable, and the control inputs are internally latched. Two trigger inputs are provided to allow either rising or falling edge triggering. The reset inputs are active LOW and prevent triggering while active. Precise control of output pulse-width has been achieved using linear CMOS techniques. The pulse duration and accuracy are determined by external components R_{χ} and C_{χ} . The device does not allow the timing capacitor to discharge through the timing pin on power-down condition. For this reason, no external protection resistor is required in series with the timing pin. Input protection from static discharge is provided on all pins.

Features


■ Wide supply voltage range: 3.0V to 15V

 \blacksquare High noise immunity: 0.45 V_{CC} (typ.)

■ Low power TTL compatibility:

Fan out of 2 driving 74L or 1 driving 74LS

Connection Diagram



Truth Table

In	puts	Outputs		
Clear	Α	В	Q	Q
L	Х	Х	L	Н
Х	Н	Х	L	Н
Х	Х	L	L	Н
Н	L	\downarrow	工	7.5
Н	1	Н	7.	75

H = HIGH Level

L = LOW Level


↑ = Transition from LOW-to-HIGH

 $\downarrow = \text{Transition from HIGH-to-LOW}$

__ = One HIGH Level Pulse __ = One LOW Level Pulse

X = Irrelevant

Block Diagram




R_X and C_X are External Components


V_{DD} = Pin 16

V_{SS} = Pin 8

Logic Diagram



Theory of Operation



Trigger Operation

with circuit operation following. before an input trigger occurs, the monostable is in the quiescent state with the Q output low, and the timing capacitor C_X completely charged to V_{DD} . When the trigger input A goes from V_{SS} to V_{DD} (while inputs B and C_D are held to V_{DD}) a valid trigger is recognized, which turns on comparator C1 and N-Channel transistor N1⁽¹⁾. At the same time the output latch is set. With transistor N1 on, the capacitor C_X rapidly discharges toward V_{SS} until V_{REF1} is reached. At this point the output of comparator C1 changes state and transistor N1 turns off. Comparator C1 then turns off while at the same time comparator C2 turns on. With transistor N1 off, the capacitor C_X begins to charge through the timing resistor, R_X, toward V_{DD}. When the voltage across C_X equals V_{REF2}, comparator C2 changes state causing the output latch to reset (Q goes low) while at the same time disabling comparator C2. This ends the timing cycle with the monostable in the quiescent state, waiting for the next trigger.

A valid trigger is also recognized when trigger input B goes from V_{DD} to V_{SS} (while input A is at V_{SS} and input C_D is at V_{DD})⁽²⁾.


It should be noted that in the quiescent state C_X is fully charged to V_{DD} , causing the current through resistor R_X to be zero. Both comparators are "off" with the total device current due only to reverse junction leakages. An added feature of the XD4538 is that the output latch is set viathe input trigger without regard to the capacitor voltage. Thus, propagation delay from trigger to Q is independent of the value of C_X , R_X , or the duty cycle of the input wave-

Retrigger Operation

The XD4538 is retriggered if a valid trigger occurs $^{(3)}$ followed by another valid trigger $^{(4)}$ before the Q output has returned to the quiescent (zero) state. Any retrigger, after the timing node voltage at pin 2 or 14 has begun to rise from V_{REF1} , but has not yet reached V_{REF2} , will cause an increase in output pulse width T. When a valid retrigger is initiated $^{(4)}$, the voltage at T2 will again drop to V_{REF1} before progressing along the RC charging curve toward V_{DD} . The Q output will remain high until time T, after the last valid retrigger.

Reset Operation

The XD4538 may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse on C_D sets the reset latch and causes the capacitor to be fast charged to V_{DD} by turning on transistor $Q1^{(5)}$. When the voltage on the capacitor reaches V_{REF2} , the reset latch will clear and then be ready to accept another pulse. If the C_D input is held low, any trigger inputs that occur will be inhibited and the Q and \overline{Q} outputs of the output latch will not change. Since the Q output is reset when an input low level is detected on the C_D input, the output pulse T can be made significantly shorter than the minimum pulse width specification.



Absolute Maximum Ratings(Note 1)

(Note 2)

DC Supply Voltage (V_{DD}) $-0.5 \text{ to } +18 \text{ V}_{DC}$ Input Voltage (V_{IN}) $-0.5 \text{V to V}_{DD} + 0.5 \text{ V}_{DC}$ Storage Temperature Range (T_S) $-65^{\circ}\text{C to } +150^{\circ}\text{C}$

Power Dissipation (P_D)

Dual-In-Line 700 mW Small Outline 500 mW

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Recommended Operating Conditions (Note 2)

DC Supply Voltage (V_{DD}) 3 to 15 V_{DC} Input Voltage (V_{IN}) 0 to V_{DD} V_{DC} Operating Temperature Range (T_{A}) -55°C to +125°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed, they are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 2: $V_{SS} = 0V$ unless otherwise specified.

DC Electrical Characteristics (Note 2)

Donomoton	Conditions	−55°C		+25°C		+125°C		Units	
Farameter	Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
Quiescent	$V_{DD} = 5V$ $V_{IH} = V_{DD}$		20		0.005	5		150	
Device Current	$V_{DD} = 10V$ $V_{IL} = V_{SS}$		40		0.010	10		300	μΑ
	V _{DD} = 15V All Outputs Open		80		0.015	20		600	
LOW Level	$V_{DD} = 5V$ $ I_O < 1 \mu A$		0.05		0	0.05		0.05	
Output Voltage	$V_{DD} = 10V$ $V_{IH} = V_{DD}$, $V_{IL} = V_{SS}$		0.05		0	0.05		0.05	V
	$V_{DD} = 15V$		0.05		0	0.05		0.05	
HIGH Level	$V_{DD} = 5V$ $ I_O < 1 \mu A$	4.95		4.95	5		4.95		
Output Voltage	$V_{DD} = 10V$ $V_{IH} = V_{DD}$, $V_{IL} = V_{SS}$	9.95		9.95	10		9.95		V
	$V_{DD} = 15V$	14.95		14.95	15		14.95		
LOW Level	I _O < 1 μA								
Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$		1.5		2.25	1.5		1.5	
	$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$		3.0		4.50	3.0		3.0	V
	$V_{DD} = 15V$, $V_{O} = 1.5V$ or $13.5V$		4.0		6.75	4.0		4.0	
HIGH Level	$ I_O < 1 \mu A$								
Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$	3.5		3.5	2.75		3.5		
	$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$	7.0		7.0	5.50		7.0		V
	$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$	11.0		11.0	8.25		11.0		
LOW Level	$V_{DD} = 5V$, $V_{O} = 0.4V$ $V_{IH} = V_{DD}$	0.64		0.51	0.88		0.36		
Output Current	$V_{DD} = 10V$, $V_{O} = 0.5V$ $V_{IL} = V_{SS}$	1.6		1.3	2.25		0.9		mA
(Note 3)	$V_D = 15V, V_O = 1.5V$	4.2		3.4	8.8		2.4		
HIGH Level	$V_{DD} = 5V, V_{O} = 4.6V$	-0.6		-0.51	-0.88		-0.36		
Output Current	$V_{DD} = 10V$, $V_{O} = 9.5V$ $V_{IL} = V_{SS}$	-1.6		-1.3	-2.25		-0.9		mA
(Note 3)	$V_D = 15V, V_O = 13.5V$	-4.2		-3.4	-8.8		-2.4		
Input Current,	$V_{DD} = 15V, V_{IN} = 0V \text{ or } 15V$		±0.02		±10 ⁻⁵	±0.05		±0.5	μΑ
Pin 2 or 14									
Input Current	$V_{DD} = 15V, V_{IN} = 0V \text{ or } 15V$		±0.1		±10 ⁻⁵	±0.1		±1.0	μА
Other Inputs									
	Device Current LOW Level Output Voltage HIGH Level Output Voltage LOW Level Input Voltage HIGH Level Input Voltage LOW Level Output Current (Note 3) HIGH Level Output Current (Note 3) Input Current, Pin 2 or 14 Input Current	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Quiescent	$ \begin{array}{ c c c c } \hline \textbf{Parameter} & \textbf{Conditions} & \hline \textbf{Min} & \textbf{Max} \\ \hline \textbf{Quiescent} & \textbf{V}_{DD} = 5V & \textbf{V}_{IH} = \textbf{V}_{DD} \\ \textbf{V}_{DD} = 10V & \textbf{V}_{IL} = \textbf{V}_{SS} \\ \textbf{V}_{DD} = 15V & \textbf{All Outputs Open} \\ \hline \textbf{All Output Voltage} & \textbf{V}_{DD} = 5V & \textbf{II}_{Ol} < 1 \mu \textbf{A} \\ \textbf{V}_{DD} = 15V & \textbf{All Outputs Open} \\ \hline \textbf{All Output Voltage} & \textbf{V}_{DD} = 10V & \textbf{V}_{IH} = \textbf{V}_{DD}, \textbf{V}_{IL} = \textbf{V}_{SS} \\ \textbf{V}_{DD} = 15V & \textbf{II}_{Ol} < 1 \mu \textbf{A} \\ \textbf{V}_{DD} = 15V & \textbf{II}_{Ol} < 1 \mu \textbf{A} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{IH} = \textbf{V}_{DD}, \textbf{V}_{IL} = \textbf{V}_{SS} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{IL} = \textbf{V}_{SS} & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{IL} = \textbf{V}_{SS} & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{IL} = \textbf{V}_{SS} & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{IL} = \textbf{V}_{SS} & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{IL} = \textbf{V}_{SS} & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{IL} = \textbf{V}_{SS} & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5V & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5V & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5V & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5V & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5V & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5V & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5V & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5V & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5V & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5V & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5V & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5V & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5V & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5V & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5V & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5V & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5V & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5V & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5V & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5V & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5V & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5V & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5V & \textbf{V}_{DD} \\ \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 1.5$	Quiescent	$ \begin{array}{ c c c c c } \hline \textbf{Parameter} & \textbf{Conditions} & \hline \textbf{Min} & \textbf{Max} & \textbf{Min} & \textbf{Typ} \\ \hline \textbf{Quiescent} & \textbf{V}_{DD} = 5V & \textbf{V}_{IH} = \textbf{V}_{DD} & 20 & 0.005 \\ \hline \textbf{Device Current} & \textbf{V}_{DD} = 10V & \textbf{V}_{IL} = \textbf{V}_{SS} & 40 & 0.010 \\ \hline \textbf{V}_{DD} = 15V & \textbf{All Outputs Open} & 80 & 0.015 \\ \hline \textbf{LOW Level} & \textbf{V}_{DD} = 5V & \textbf{II}_{OI} < 1 \mu \text{A} & 0.05 & 0 \\ \hline \textbf{Output Voltage} & \textbf{V}_{DD} = 10V & \textbf{V}_{IH} = \textbf{V}_{DD}, \textbf{V}_{IL} = \textbf{V}_{SS} & 0.05 & 0 \\ \hline \textbf{V}_{DD} = 15V & \textbf{NID}_{OID} & \textbf{V}_{IL} = \textbf{V}_{SS} & 0.05 & 0 \\ \hline \textbf{V}_{DD} = 15V & \textbf{II}_{OI} < 1 \mu \text{A} & 4.95 & 4.95 & 5 \\ \hline \textbf{Output Voltage} & \textbf{V}_{DD} = 5V & \textbf{II}_{OI} < 1 \mu \text{A} & 4.95 & 4.95 & 5 \\ \hline \textbf{Output Voltage} & \textbf{V}_{DD} = 10V & \textbf{V}_{IH} = \textbf{V}_{DD}, \textbf{V}_{IL} = \textbf{V}_{SS} & 9.95 & 9.95 & 10 \\ \hline \textbf{LOW Level} & \textbf{II}_{OI} < 1 \mu \text{A} & 4.95 & 14.95 & 14.95 & 15 \\ \hline \textbf{LOW Level} & \textbf{II}_{OI} < 1 \mu \text{A} & 4.95 & 14.95 & 14.95 & 15 \\ \hline \textbf{LOW Level} & \textbf{II}_{OI} < 1 \mu \text{A} & 4.95 & 4.95 & 5 \\ \hline \textbf{V}_{DD} = 15V, \textbf{V}_{O} = 0.5V \text{ or } 4.5V & 1.5 & 2.25 \\ \hline \textbf{V}_{DD} = 15V, \textbf{V}_{O} = 1.0V \text{ or } 9.0V & 3.0 & 4.50 \\ \hline \textbf{V}_{DD} = 15V, \textbf{V}_{O} = 1.5V \text{ or } 13.5V & 4.0 & 6.75 \\ \hline \textbf{HIGH Level} & \textbf{II}_{OI} < 1 \mu \text{A} & 4.95 & 3.5 & 3.5 & 2.75 \\ \hline \textbf{V}_{DD} = 15V, \textbf{V}_{O} = 1.5V \text{ or } 13.5V & 11.0 & 11.0 & 8.25 \\ \hline \textbf{LOW Level} & \textbf{V}_{DD} = 5V, \textbf{V}_{O} = 0.5V \text{ or } 4.5V & 3.5 & 3.5 & 2.75 \\ \hline \textbf{V}_{DD} = 15V, \textbf{V}_{O} = 1.5V \text{ or } 13.5V & 11.0 & 11.0 & 8.25 \\ \hline \textbf{LOW Level} & \textbf{V}_{DD} = 5V, \textbf{V}_{O} = 0.5V \text{ or } 13.5V & 11.0 & 11.0 & 8.25 \\ \hline \textbf{(Note 3)} & \textbf{V}_{D} = 15V, \textbf{V}_{O} = 1.5V \text{ or } 13.5V & -0.6 & -0.51 & -0.88 \\ \hline \textbf{Output Current} & \textbf{V}_{DD} = 5V, \textbf{V}_{O} = 4.6V & -0.6 & -0.51 & -0.88 \\ \hline \textbf{Output Current} & \textbf{V}_{DD} = 15V, \textbf{V}_{O} = 1.5V \text{ or } 15V & -0.6 & -0.51 & -0.88 \\ \hline \textbf{Input Current} & \textbf{V}_{DD} = 15V, \textbf{V}_{O} = 13.5V & -0.6 & -0.51 & -0.88 \\ \hline \textbf{Input Current}, & \textbf{V}_{DD} = 15V, \textbf{V}_{IN} = 0V \text{ or } 15V & \pm 0.02 & \pm 10^{-5} \\ \hline \textbf{Input Current}, & \textbf{V}_{DD} = 15V, \textbf{V}_{IN} = 0V or$	$ \begin{array}{ c c c c c } \hline \textbf{Parameter} & \textbf{Conditions} & \hline \textbf{Min} & \textbf{Max} & \textbf{Min} & \textbf{Typ} & \textbf{Max} \\ \hline \textbf{Quiescent} & \textbf{V}_{DD} = 5V & \textbf{V}_{IH} = \textbf{V}_{DD} & 20 & 0.005 & 5 \\ \hline \textbf{Device Current} & \textbf{V}_{DD} = 15V & \textbf{All Outputs Open} & 80 & 0.010 & 10 \\ \hline \textbf{V}_{DD} = 15V & \textbf{All Outputs Open} & 80 & 0.015 & 20 \\ \hline \textbf{LOW Level} & \textbf{V}_{DD} = 5V & \textbf{I}_{O} < 1 \mu \text{A} & 0.05 & 0 & 0.05 \\ \hline \textbf{Output Voltage} & \textbf{V}_{DD} = 15V & \textbf{V}_{IH} = \textbf{V}_{DD}, \textbf{V}_{IL} = \textbf{V}_{SS} & 0.05 & 0 & 0.05 \\ \hline \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 15V & 0.05 & 0 & 0.05 \\ \hline \textbf{HIGH Level} & \textbf{V}_{DD} = 5V & \textbf{I}_{O} < 1 \mu \text{A} & 4.95 & 5 & 0.05 & 0 & 0.05 \\ \hline \textbf{V}_{DD} = 15V & \textbf{V}_{IH} = \textbf{V}_{DD}, \textbf{V}_{IL} = \textbf{V}_{SS} & 9.95 & 10 & 0.05 \\ \hline \textbf{V}_{DD} = 15V & \textbf{V}_{IH} = \textbf{V}_{DD}, \textbf{V}_{IL} = \textbf{V}_{SS} & 9.95 & 10 & 0.05 \\ \hline \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 15V & \textbf{V}_{DD} = 15V & 0.05 & 0.05 & 0.05 \\ \hline \textbf{UOUPUT Voltage} & \textbf{V}_{DD} = 5V, \textbf{V}_{O} = 0.5V \text{ or } 4.5V & 14.95 & 15 & 0.05 \\ \hline \textbf{V}_{DD} = 15V, \textbf{V}_{O} = 1.0V \text{ or } 9.0V & 3.0 & 4.50 & 3.0 & 4.50 & 3.0 \\ \hline \textbf{V}_{DD} = 15V, \textbf{V}_{O} = 1.5V \text{ or } 13.5V & 4.0 & 6.75 & 4.0 \\ \hline \textbf{HIGH Level} & \textbf{I}_{IO} < 1 \mu \text{A} & & & & & & & & & & & & & & & & & & &$	Conditions Min Max Min Typ Max Min Quiescent Device Current V _{DD} = 5V V _{IH} = V _{DD} V _{IL} = V _{SS} V _{DD} = 15V All Outputs Open 20 0.005 5 0.005 5 0.001 10 0.005 5 0.005	Conditions Min Max Min Typ Max Min Max Quiescent V _{DD} = 5V V _{IH} = V _{DD} 20 0.005 5 150 Device Current V _{DD} = 15V All Outputs Open 80 0.010 10 300 LOW Level V _{DD} = 5V IIcol < 1 µA

Note 3: I_{OH} and I_{OL} are tested one output at a time.

AC Electrical Characteristics (Note 4)


 $T_A = 25$ °C, $C_L = 50$ pF, and $t_r = t_f = 20$ ns unless otherwise specified

Symbol			Min	Тур	Max	Units	
t _{TLH} , t _{THL}	Output Transition Time	$V_{DD} = 5V$			100	200	
		$V_{DD} = 10V$				100	ns
		$V_{DD} = 15V$			40	80	
t _{PLH} , t _{PHL}	Propagation Delay Time	Trigger Operation—	Trigger Operation—				
		A or B to Q or Q					
		$V_{DD} = 5V$			300	600	
		$V_{DD} = 10V$			150	300	ns
		$V_{DD} = 15V$			100	220	
		Reset Operation—					
		C _D to Q or Q					
		$V_{DD} = 5V$			250	500	
		$V_{DD} = 10V$			125	250	ns
		$V_{DD} = 15V$			95	190	
t _{WL} , t _{WH}	Minimum Input Pulse Width	$V_{DD} = 5V$			35	70	
	A, B, or C _D	$V_{DD} = 10V$	V _{DD} = 10V			60	ns
		$V_{DD} = 15V$			25	50	
t _{RR}	Minimum Retrigger Time	$V_{DD} = 5V$	$V_{DD} = 5V$			0	
		$V_{DD} = 10V$			0	0	ns
		$V_{DD} = 15V$				0	
C _{IN}	Input Capacitance	Pin 2 or 14			10		pF
		Other Inputs			5	7.5	ρı
PW _{OUT}	Output Pulse Width (Q or \overline{Q})	$R_X = 100 \text{ k}\Omega$	$V_{DD} = 5V$	208	226	244	
		$C_X = 0.002 \mu F$	$V_{DD} = 10V$	211	230	248	μs
			$V_{DD} = 15V$	216	235	254	
		$R_X = 100 \text{ k}\Omega$	$V_{DD} = 5V$	8.83	9.60	10.37	
		$C_X = 0.1 \mu F$	$V_{DD} = 10V$	9.02	9.80	10.59	ms
			$V_{DD} = 15V$	9.20	10.00	10.80	
		$R_X = 100 \text{ k}\Omega$	$V_{DD} = 5V$	0.87	0.95	1.03	
		$C_X = 10.0 \mu F$	$V_{DD} = 10V$	0.89	0.97	1.05	s
			$V_{DD} = 15V$	0.91	0.99	1.07	
Pulse Width Match between		$R_X = 100 \text{ k}\Omega$	$V_{DD} = 5V$		±1		
Circuits in the Same Package		$C_X = 0.1 \mu F$	$C_X = 0.1 \mu F$ $V_{DD} = 10 V$		±1		%
$C_X=0.1~\mu F,~R_{\lambda}$	$_{\rm C}$ = 100 k Ω		$V_{DD} = 15V$		±1		
Operating Cor	nditions	•					
R _X	External Timing Resistance			5.0		(Note 5)	kΩ
C_X	External Timing Capacitance			0		No Limit	pF


Note 4: AC parameters are guaranteed by DC correlated testing.


Note 5: The maximum usable resistance R_X is a function of the leakage of the Capacitor C_X , leakage of the XD4538, and leakage due to board layout, surface resistance, etc.


Typical Applications





OUTPUT PULSE WIDTH (NORMALIZED TO MEAN VALUE FOR EACH VDD)













Test Circuits and Waveforms






*C_L = 50 pF


Input Connections

Characteristics	CD	Α	В				
t _{PLH} , t _{PHL} , t _{TLH} , t _{THL}	V_{DD}	PG1	V_{DD}				
PW_{OUT} , t_{WH} , t_{WL}							
t _{PLH} , t _{PHL} , t _{TLH} , t _{THL}	V_{DD}	V_{SS}	PG2				
PW _{OUT} , t _{WH} , t _{WL}							
t _{PLH(R)} , t _{PHL(R)} ,	PG3	PG1	PG2				
t_{WH} , t_{WL}							
PG1=							



^{*}Includes capacitance of probes, wiring, and fixture parasitic

Test Circuits and Waveforms



 $R_X = R_{X}{'} = 100 \; k\Omega$ $C_X = C_{X}{'} = 100 \; pF$ $C_1 = C_2 = 0.1 \; \mu F$

Duty Cycle = 50%

