

500V N-Channel MOSFET

General Features

- Proprietary New Planar Technology
- R_{DS(ON),typ}=0.24 Ω@V_{GS}=10V
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode

Applications

- Adaptor Charger
- SMPS Power Supply
- LCD Panel Power

Ordering Information

Part Number	Package	Brand
PTW20N50A	TO-3P	ž

Absolute Maximum Ratings

Symbol Parameter		PTW20N50A	Unit	
V _{DSS}	Drain-to-Source Voltage ^[1]	500	V	
V _{GSS}	Gate-to-Source Voltage	±30	— V	
I _D	Continuous Drain Current	20		
I _{D @ Tc =100} ℃	Continuous Drain Current @ Tc=100°C	Figure 3	А	
I _{DM} Pulsed Drain Current at V _{GS} =10V ^[2]		Figure 6		
E _{AS}	Single Pulse Avalanche Energy	1800	mJ	
dv/dt	Peak Diode Recovery dv/dt ^[3]	5.0	V/ns	
D	Power Dissipation	275	W	
P _D	Derating Factor above 25°C	2.2	W/°C	
TL TPAKMaximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds		300 260	°C	
T _J & T _{STG}	Operating and Storage Temperature Range	-55 to 150		


Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.


Thermal Characteristics

Symbol	Parameter	PTW20N50A	Unit
$R_{ extsf{ heta}JC}$	Thermal Resistance, Junction-to-Case	0.45	
$R_{ extsf{ heta}JA}$	Thermal Resistance, Junction-to-Ambient	60	°CM

©2017 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.

BV _{DSS}	R _{DS(ON),typ} .	I _D
500V	0.24Ω	20A





Packages Not to Scale

 $T_C\!\!=\!\!25^\circ\!\!\mathbb{C}$ unless otherwise specified



OFF Characteristics $T_J = 25^{\circ}C$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	500			V	V_{GS} =0V, I _D =250uA
			1		V _{DS} =500V, V _{GS} =0V	
IDSS	I _{DSS} Drain-to-Source Leakage Current			100	uA	V _{DS} =400V, V _{GS} =0V, T _J =125℃
I _{GSS} Gate-to-Source Lea	Cata ta Sauraa Laakaga Currant			+100	~ ^	V_{GS} =+30V, V_{DS} =0V
	Gale-10-Source Leakage Current			-100	nA	V _{GS} =-30V, V _{DS} =0V

ON Chara	ON Characteristics			$T_J = 25^{\circ}C$ unless otherwise specified		
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
R _{DS(ON)}	Static Drain-to-Source On-Resistance ^[4]		0.24	0.30	Ω	V_{GS} =10V, I_{D} =10A
V _{GS(TH)}	Gate Threshold Voltage	2.0		4.0	V	$V_{DS}=V_{GS}, I_{D}=250uA$
gfs	Forward Transconductance ^[4]		18		S	VDS=15V,ID=10A

Dynamic Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
C _{iss}	Input Capacitance		2670		pF	V _{GS} =0V, V _{DS} =25V, f=1.0MH _Z
C _{rss}	Reverse Transfer Capacitance		35			
C _{oss}	Output Capacitance		260			
Qg	Total Gate Charge		65			
Q _{gs}	Gate-to-Source Charge		14		nC	V_{DD} =250V, I _D =20A, V_{GS} =0 to 10V
Q _{gd}	Gate-to-Drain (Miller) Charge		24			

Resistive Switching Characteristics

Essentially independent of operating temperature Symbol Parameter Min. Тур. Max. Unit **Test Conditions** Turn-on Delay Time 35 -td(ON) -- $V_{DD}=250V,$ **Rise Time** --75 -trise I_D=20A, nS $V_{GS} = 10V$ Turn-Off Delay Time 165 -td(OFF) --Rg=25 Ω Fall Time tfall --85 --

©2017 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.



Source-Drain Body Diode Characteristics

 $T_J{=}25\,^\circ\!\!\mathbb{C}$ unless otherwise specified

Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions	
I _{SD}	Continuous Source Current ^[4]			20	^	Integral PN-diode in	
I _{SM}	Pulsed Source Current ^[4]			80	A	MOSFET	
V_{SD}	Diode Forward Voltage			1.5	V	I _S =20A, V _{GS} =0V	
trr	Reverse recovery time		320		ns	V _{GS} =0V ,I⊧=20A,	
Qrr	Reverse recovery charge		3.0		uC	diғ/dt=100A/µs	

Note:

[1] T_J=+25℃ to +150℃

- [2] Repetitive rating; pulse width limited by maximum junction temperature.
- [3] ISD= 20A di/dt < 100 A/ μ s, VDD < BVDSS, TJ=+150 °C.
- [4] Pulse width≤380µs; duty cycle≤2%.

Typical Characteristics

5

0

0


2

4

6

V_{DS}, Drain-to-Source Voltage (V)

8



0.0

4

6

8

10

VGS. Gate-to-Source Voltage (V)

12



©2017 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.

GS = 5.5V VGS # 5.0V

12

10

14



Typical Characteristics(Cont.)






Figure 6. Maximum Peak Current Capability





VGS, Gate-to-Source Voltage (V)



Rps(on), Drain-to-Source

Figure 8. Unclamped Inductive Switching Capability






Figure 10. Typical Drain-to-Source ON Resistance vs Junction Temperature




©2017 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.




Typical Characteristics(Cont.)





T_J, Junction Temperature (°C)







V_{DS}. Drain-to-Source Voltage (V)









1, suicion remperature (c)





V_{DS}, Drain Voltage (V)


Figure 16. Typical Body Diode Transfer Characteristics



©2017 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.



Test Circuits and Waveforms





PTW20N50A

Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3.1 Gate Charge Test Circuit




Fig. 4.1 Unclamped Inductive Switching Test Circuit





Fig. 3.2 Gate Charge Waveform





©2017 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.

Disclaimers:

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.