2

# PTP13N50B PTA13N50B

## **500V N-Channel MOSFET**

# **General Features**

- Proprietary New Planar Technology
- R<sub>DS(ON),typ</sub> =0.40 Ω@V<sub>GS</sub>=10V
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode

# **Applications**

- ATX Power
- LCD Panel Power


# **Ordering Information**

Part Number	Package	Brand
PTP13N50B	TO-220	ï
PTA13N50B	TO-220F	ï

# **Absolute Maximum Ratings**

### Dead Free Package and Finish

BV <sub>DSS</sub>	R <sub>DS(ON),typ.</sub>	I <sub>D</sub>	
500V	0.40Ω	13A	



Package Not to Scale

 $T_C \mbox{=} 25\,^\circ\! {\rm C}$  unless otherwise specified

Symbol	Parameter	PTP13N50B	PTA13N50B	Unit
V <sub>DSS</sub>	Drain-to-Source Voltage <sup>[1]</sup>	50	00	V
V <sub>GSS</sub>	Gate-to-Source Voltage	±30		v
I <sub>D</sub>	Continuous Drain Current	1	3	٨
I <sub>DM</sub>	Pulsed Drain Current at V <sub>GS</sub> =10V <sup>[2]</sup>	4	8	A
E <sub>AS</sub>	Single Pulse Avalanche Energy	562		mJ
dv/dt	Peak Diode Recovery dv/dt <sup>[3]</sup>	5.0		V/ns
П	Power Dissipation	190	65	W
P <sub>D</sub>	Derating Factor above 25℃	1.52	0.52	W/℃
T <sub>L</sub> T <sub>PAK</sub>	Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	300 260		°C
T <sub>J</sub> & T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to 150		

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

# **Thermal Characteristics**

Symbol	Parameter	PTP13N50B	PTA13N50B	Unit
R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case	0.66	1.92	
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient	62	100	°C <b>/W</b>

©2019 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.

# **Electrical Characteristics**

#### **OFF Characteristics** T<sub>J</sub> =25 °C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	500			V	$V_{GS}$ =0V, I <sub>D</sub> =250uA
	Drain to Source Lookage Current			1	uA -	V <sub>DS</sub> =500V, V <sub>GS</sub> =0V
I <sub>DSS</sub>	Drain-to-Source Leakage Current			100		V <sub>DS</sub> =400V, V <sub>GS</sub> =0V, T <sub>J</sub> =125℃
1	Cate to Source Leakage Current			+100	nA	V <sub>GS</sub> =+30V, V <sub>DS</sub> =0V
I <sub>GSS</sub>	Gate-to-Source Leakage Current			-100		V <sub>GS</sub> =-30V, V <sub>DS</sub> =0V

#### **ON Characteristics**

T₁ =25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
R <sub>DS(ON)</sub>	Static Drain-to-Source On-Resistance <sup>[4]</sup>		0.40	0.50	Ω	V <sub>GS</sub> =10V, I <sub>D</sub> =6.0A
$V_{GS(TH)}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS}$ = $V_{GS}$ , $I_D$ =250uA
gfs	Forward Transconductance <sup>[4]</sup>		20		S	VDS=20V,ID=13A

#### **Dynamic Characteristics**

Essentially independent of operating temperature Symbol Parameter Min. Unit **Test Conditions** Typ. Max. Ciss Input Capacitance 1180 \_\_\_ \_\_\_ V<sub>GS</sub>=0V, V<sub>DS</sub>=25V, f=1.0MH<sub>Z</sub> C<sub>rss</sub> **Reverse Transfer Capacitance** 13 \_\_\_ -pF Coss 120 **Output Capacitance** \_\_\_ --- $Q_{g}$ **Total Gate Charge** 32 ------ $\label{eq:VDD} \begin{array}{l} V_{DD} \mbox{=} 400 V, \\ I_D \mbox{=} 13 A, \ V_{GS} \mbox{=} 0 \ to \ 10 V \end{array}$ Q<sub>gs</sub> Gate-to-Source Charge 7 -nC \_\_\_ Gate-to-Drain (Miller) Charge 16  $Q_{gd}$ \_\_\_ \_\_\_

#### **Resistive Switching Characteristics**

Essentially independent of operating temperature

	Vesistive Owitching Onalacteristics					
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
td(ON)	Turn-on Delay Time		21		nS	V <sub>DD</sub> =250V, I <sub>D</sub> =13A, V <sub>GS</sub> = 10V RG=25 Ω
trise	Rise Time		13			
td(OFF)	Turn-Off Delay Time		88			
tfall	Fall Time		30			

©2019 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.

# **PTP13N50B PTA13N50B**

#### **Source-Drain Body Diode Characteristics**

#### $T_J {=} 25\,^\circ\!\! {\rm C}$ unless otherwise specified

Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions
I <sub>SD</sub>	Continuous Source Current <sup>[4]</sup>			13	^	Integral PN-diode in MOSFET
I <sub>SM</sub>	Pulsed Source Current <sup>[4]</sup>			48	A	
V <sub>SD</sub>	Diode Forward Voltage			1.4	V	I <sub>S</sub> =13A, V <sub>GS</sub> =0V
trr	Reverse recovery time		310		ns	V <sub>GS</sub> =0V ,IF=13A,
Qrr	Reverse recovery charge		4.0		uC	di⊧/dt=100A/µs


Note:

[1] T\_J=+25 $^\circ\!\!\mathrm{C}$  to +150 $^\circ\!\!\mathrm{C}$ 


[2] Repetitive rating; pulse width limited by maximum junction temperature.

- [3] IsD= 13A ,di/dt < 100 A/μs, VDD < BVDss, TJ=+150 ℃. [4] Pulse width≤380μs; duty cycle≤2%.

# **Typical Characteristics**







©2019 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.





Figure 2. Body Diode Forward Voltage

# **Typical Characteristics**(Cont.)








Figure 9. Transient Thermal Impedance



2

PTP13N50B PTA13N50B

### **Test Circuits and Waveforms**



©2019 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.

2

# PTP13N50B PTA13N50B

## Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 3.1 Gate Charge Test Circuit




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 2.2 Switching Waveforms





Fig. 3.2 Gate Charge Waveform





©2019 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.

### **Disclaimers:**

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

#### Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
  - a. are intended for surgical implant into the human body,
  - b. support or sustain life,
  - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.