

20V N-Channel MOSFET

General Features

- Proprietary New Trench Technology
- Low Gate Charge Minimize Switching Loss
- > Fast Recovery Body Diode

(PR)


Lead Free Package and Finish

BV _{DSS}	R _{DS(ON),max.m} o	R _{DS(ON),typ.m} º	Test Conditions	I _D
	20	16	V _{GS} =10V, I _D =5.0A	
20V	22	18	V _{GS} =4.5V, I _D =4.5A	7 A
	28	22	V _{GS} =2.5V, I _D =3.0A	

Applications

- High efficiency DC/DC Converters
- Motor Bridge Switch
- Oring FET/Load Switching





Ordering Information

Part Number	Package	Marking	Brand
PIP8205-S8	TSSOP-8	8205	ľ
PIP8205-Z6	SOT-23-6	8205	i

TSSOP-8 & SOT-23-6 Definition and Inner Circuit

Absolute Maximum Ratings T_C=25℃ unless otherwise specified

Symbol	Parameter	8205	Unit	
V _{DSS}	Drain-to-Source Voltage ^[1]	20	V	
V _{GSS}	Gate-to-Source Voltage	±12	V	
I_D	Continuous Drain Current T _A =25 ℃	7.0	۸	
I _{DM}	Pulsed Drain Current at V _{GS} =10V	28	A	
Pd	Power Dissipation T _A =25℃	1.5	W	
T _L T _{PAK}	Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	300 260	${\mathbb C}$	
T _J & T _{STG}	Operating and Storage Temperature Range	-55 to 150		

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

Thermal Characteristics

Symbol	Parameter	8205	Unit
R _{θJA}	Thermal Resistance, Junction-to-Ambient	110	°C/W



Electrical Characteristics

OFF Characteristics $T_J = 25^{\circ}\mathbb{C}$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	20			V	V _{GS} =0V, I _D =250uA
				1		V _{DS} =20V, V _{GS} =0V
I _{DSS}	Drain-to-Source Leakage Current			100	uA	V _{DS} =16V, V _{GS} =0V, T _J =125 °C
	Cata ta Cauraa Laakana Cumunt			+100	A	V _{GS} =+12V, V _{DS} =0V
I _{GSS}	Gate-to-Source Leakage Current			-100	nA	V _{GS} =-12V, V _{DS} =0V

ON Characteristics

T_J =25 °C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
Static Drain-to-Source	Static Drain-to-Source		16	20		V _{GS} =10V, I _D =5.0A
R _{DS(ON)}	On-Resistance		18	22	mΩ	V_{GS} =4.5 V , I_{D} =4.5 A
			22	28		V_{GS} =2.5V, I_{D} =3.0A
$V_{GS(TH)}$	Gate Threshold Voltage	0.5		1.0	V	$V_{DS}=V_{GS}$, $I_D=250uA$

Dynamic Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
C _{iss}	Input Capacitance		900			\/ -0\/
C _{rss}	Reverse Transfer Capacitance		100		pF	V _{GS} =0V, V _{DS} =10V,
C _{oss}	Output Capacitance		220			f=1.0MH _Z
Qg	Total Gate Charge		12			V _{DD} =10V,
Q _{gs}	Gate-to-Source Charge		2.3		nC	I _D =6A, Vgs=4.5V
Q_{gd}	Gate-to-Drain (Miller) Charge		1			

Resistive Switching Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
td(ON)	Turn-on Delay Time		10			
trise	Rise Time		11		~0	V_{DD} =10V V_{GS} = 4.5V
td(OFF)	Turn-Off Delay Time		35		nS	I _D =6A, Rg=6.0 Ω
tfall	Fall Time		30			



Source-Drain Body Diode Characteristics

 T_J =25 $^{\circ}$ C unless otherwise specified

Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions
I _{SD}	Continuous Source Current			7	۸	Integral PN-diode in
I _{SM}	Pulsed Source Current			28	Α	MOSFET
V_{SD}	Diode Forward Voltage			1.2	٧	I_S =6A, V_{GS} =0V

Note:

^[1] $T_J\text{=+}25\,^{\circ}\text{C}\ \text{ to +150}\,^{\circ}\text{C}\ .$


^[2] Silicon limited current only.

^[3] Package limited current.

^[4] Repetitive rating; pulse width limited by maximum junction temperature. [5] Pulse width≤380µs; duty cycle≤2%.



Typical Characteristics



 T_J -Junction Temperature (${}^{\circ}C$)






Figure 3 Output Characteristics




Figure 5 Transfer Characteristics




Figure 2 . Maximum Continuous Drain Current vs Case Temperature




Figure 4 Drain-Source On-Resistance




Figure 6 Drain-Source On-Resistance



Typical Characteristics




Figure 7 Rdson vs Vgs




Figure 9 Gate Charge




Figure 11 Safe Operation Area




Figure 8 Capacitance vs Vds




Figure 10 Source- Drain Diode Forward



Typical Characteristics




Figure 12 Normalized Maximum Transient Thermal Impedance



Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms



Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms



Disclaimers:

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.