

UTC3844D/E

LINEAR INTEGRATED CIRCUIT


CURRENT MODE PWM CONTROL CIRCUITS

DESCRIPTION

The UTC3844D/E provides the necessary features to implement off-line or DC to DC fixed frequency current mode control schemes with a minimal external parts count. Internally implemented circuits include under-voltage lockout featuring start up current less than 0.5mA,a precision reference trimmed for accuracy at the error amp input, logic to insure latched operation, a PWM comparator which also provides current limit control, and a totem pole output stage designed to source or sink high peak current. The output stage, suitable for driving N channel MOSFETs, is low in the off state.

FEATURES


- *Optimized for off-line and DC to DC converts
- *Low start up current(<0.5mA)
- *Automatic feed forward compensation
- *Pulse-by-Pulse current limiting
- *Enhanced load response characteristics
- *Under-voltage lockout with hysteresis
- *Double pulse Suppression
- *High current totem pole output
- *Internally trimmed bandgap reference
- *500kHz operation
- *Low Ro error amp



ORDERING INFORMATION

Device	Package
UTC3844D	DIP-8-300-2.54
UTC3844E	SOP-8-225-1.27

BLOCK DIAGRAM



UTC3844D/E

LINEAR INTEGRATED CIRCUIT

ABSOLUTE MAXIMUM RATINGS($T_a=25^\circ C$)

Characteristic	Symbol	Value	Unit
Supply Voltage(Low Impedence Source)	Vcc	30	V
Supply Voltage($I_{cc}<30mA$)	Vcc	Self Limiting	V
Output Current	I_o	± 1	A
Output Energy(capacitive Load)		5	μJ
Analog Inputs(pin 2,3)	$V_I(ANA)$	-0.3 to +6.3	V
Error Amplifier Output Sink Current	$I_{SINK}(EA)$	10	mA
Power Dissipation	P_D	at $T_{amb}\leq 25^\circ C$ 1.0	W
Lead Temperature	T_{lead}	300	$^\circ C$
Storage Temperature	T_{stg}	-65~+150	$^\circ C$

Note 1: $T_a>25^\circ C$, P_D derated with $8mW/^\circ C$.

ELECTRICAL CHARACTERISTICS

($0\leq T_a\leq 70^\circ C$, $V_{cc}=15V$, $R_T=10k\Omega$, $C_T=3.3nF$, unless otherwise specified)

Characteristic	Symbol	Test Conditions	Min	Typ	Max	Units
Reference Section						
Output Voltage	V_{REF}	$T_j=25^\circ C, I_o=1mA$	4.90	5.00	5.10	V
Line Regulation	ΔV_{REF}	$12\leq V_{IN}\leq 25V$		2	20	mV
Load Regulation	ΔV_{REF}	$1\leq I_o=20mA$		3	25	mV
Temp Datability		(Note 2)		0.2		$mV/^\circ C$
Total Output Variation		Line, Load, Temp(note 2)	4.82		5.18	μV
Output Noise Voltage	V_{osc}	$10Hz\leq f\leq 10kHz, T_j=25^\circ C$ (note 2)		50		mV
Long term stability		$T_a=25^\circ C, 1000Hrs$ (note 2)		5	25	mV
Output Short Circuit	I_{SC}		-30	-100	-180	mA
Oscillator Section						
Initial Accuracy	f	$T_j=25^\circ C$	49	52	55	kHz
Voltage Stability	$\Delta f/\Delta V_{cc}$	$12\leq V_{cc}\leq 25V$		0.2	1	%
Temp stability		$T_{min}\leq T_a\leq T_{max}$ (note 2)		5		%
Amplitude	V_{osc}	V_{pin} 4 peak to peak		1.6		V
Error Amplifier Section						
Input Voltage	$V_I(EA)$	$V_{pin} 1=2.5V$	2.42	2.50	2.58	V
Input Bias current	I_{BIAS}			-0.1	-2	μA
A_{VOL}		$2\leq V_{O}\leq 4V$	60	90		dB
Unity Gain Bandwidth		$T_j=25^\circ C$ (note 2)	0.7	1		mHz
PSRR		$12\leq V_{cc}\leq 25V$	60	70		dB
Output Sink Current	I_{sink}	$V_{pin} 2=2.7V, V_{pin} 1=1.1V$	2	12		mA
Output Source Current	I_{source}	$V_{pin} 2=2.3V, V_{pin} 1=5V$	-0.5	-1		mA
Vout High	V_{OH}	$V_{pin} 2=2.3V, RL=15k\Omega$ to GND	5	6.2		V
Vout Low	V_{OL}	$V_{pin} 2=2.7V, V_{pin} 1=1.1V$	0.8	1.1		V
Current Sense section						
Gain	G_V	(note 3,4)	2.85	3	3.15	V/V
Maximum Input signal	$V_I(MAX)$	$V_{pin} 1=5V$ (note 3)	0.9	1	1.1	V
PSRR		$12\leq V_{cc}\leq 25V$		70		dB
Input Bias Current	I_{BIAS}			-2	-10	μA
Delay to Output		$V_{pin} 3=0$ to $2V$		150	300	ns
Output Section						
Output low Level	V_{OL}	$I_{sink}=20mA$	0.1	0.4		V
		$I_{sink}=200mA$	1.6	2.2		V

UTC3844D/E

LINEAR INTEGRATED CIRCUIT

(continued)

Characteristic	Symbol	Test Conditions	Min	Typ	Max	Units
Output High Level	V _{OH}	I _{source} =20mA	13	13.5		V
		I _{source} =200mA	12	13.5		V
Rise Time	t _R	T _j =25°C, C _L =1nF(note 2)		50	150	ns
Fall Time	t _F	T _j =25°C, C _L =1nF(note 2)		50	150	ns
UVLO Saturation		V _{cc} =5V, I _{sink} =10mA		0.7	1.2	V
Under-Voltage Lockout Output Section						
Start Threshold	V _{TH(ST)}		14.5	16	17.5	V
Min.Operating Voltage After Turn On	V _{OPR(min)}		8.5	10	11.5	V
PWM Section						
Maximum duty Cycle	D(MAX)		47	48	50	%
Minimum Duty Cycle	D(MIN)			0		%
Total Standby Current						
Start-up Current	I _{ST}			0.3	0.5	mA
Operating Supply Current	I _{CC(opr)}	V _{pin} 2=V _{pin} 3=0V		12	17	mA
V _{cc} Zener Voltage	V _Z	I _{cc} =25mA		34		V

note 2:These parameters,although guaranteed ,are not 100% tested in production.


note 3:Parameters measured at trip point of latch with V_{pin} 2=0.

note 4:Gain defined as:

$$A = \frac{\Delta V_{pin\ 1}}{\Delta V_{pin\ 3}} ; 0 \leq V_{pin\ 3} \leq 0.8V$$

note 5:Adjust V_{cc} above the start threshold before setting at 15V.


OPEN-LOOP LABORATORY TEST CIRCUIT



High peak current associated with capacitive loads necessitate careful grounding techniques.Timing and bypass capacitors should be connected close to pin 5 in

single point GND.The transistor and 5kΩ potentiometer are used to sample the oscillator waveform and apply an adjustable Ramp to Pin 3.


UNDER-VOLTAGE LOCKOUT



During Under-Voltage Lockout, the output driver is biased to a high impedance state. Pin 6 should be shunt


to GND with a bleeder resistor to prevent activating the power switch with output leakage currents.

ERROR AMPLIFIER CONFIGURATION



Error amplifier can source or sink up to 0.5mA


CURRENT SENSE CIRCUIT



Peak current (I_s) determined by the formula:
 $I_{smax}=10V/R_s$.

A small RC filter be required to suppress switch transients.



SLOPE COMPENSATION




A fraction of the oscillator ramp can be resistively summed with the current sense signal to provide slope compensation for converters requiring duty cycles over

50%. Note that capacitor C, forms a filter with R2 to suppress the leading edge switch spikes.


OSCILLATOR SECTION

Deadtime VS CT($R_T > 5k\Omega$)

Timing Resistance Vs Frequency




SHUTDOWN TECHNIQUES





Shutdown UTC3844D/E can be accomplished by two methods; either raise pin 3 above 1V or pull Pin 1 below a voltage two diode drops above ground. Either method caused the output of PWM comparator to be high (refer to block diagram). The PWM latch is reset dominant so that the output will remain low until the next clock cycle after the shutdown condition at pins a and/or 3 is removed. In one example, an externally latched shutdown may be accomplished by adding an SCR which be reset by cycling Vcc below the lower UVLO threshold. At this point the reference turns off allowing the SCR to reset.

TYPICAL PERFORMANCE CHARACTERISTICS

Vref Temperature Drift




Istart Temperature Drift




UTC3844D/E

LINEAR INTEGRATED CIRCUIT



Output Saturation Characteristics




Error Amplifier Open-Loop
Frequency Response

UTC3844D/E

LINEAR INTEGRATED CIRCUIT

PACKAGE DIMENSIONS

DIP-8-300-2.54



SOP-8-225-1.27

