# High Efficiency, Dual 1.5A Flash LED Driver

## **FEATURES**

- Support Dual Color Temperature Flash LED Application
- 1.5A Total Allowed LED Current During Operation (I<sub>LED1</sub>+I<sub>LED2</sub>≤1.5A)
  - Flash: 11.35mA~1.5A, 128 levels 11.72mA/level
  - Torch: 2.55mA~372mA, 128 levels 2.91mA/level
  - > Flash Timeout: 40ms~1.6s, 16 levels
  - Flash/Torch/IR Mode
- High Efficiency: 85%
- Optimized Flash LED Current During Low Battery Conditions (IVFM)
- Hardware Strobe Enable (STROBE)
- Hardware Torch Enable (TORCH/TEMP)
- Remote NTC Monitoring
- Synchronization Input for RF Power Amplifier Pulse Events (TX)
- 400kHz I<sup>2</sup>C: AW3643 (I<sup>2</sup>C Address=0x63)
- 0.4mm Pitch, CSP-12 Package Compatible with AW3644, AW36413, AW36414

**TYPICAL APPLICATION CIRCUIT** 

## **APPLICATION**

Smartphone Camera Flash

## **GENERAL DESCRIPTION**

The AW3643 is a dual LED flash driver that provides a high level of adjustability within a small solution size. The AW3643 utilizes a 2MHz or 4MHz fixed-frequency synchronous boost converter to provide power to the dual 1.5A constant current LED sources. The dual 128 levels current sources provide the flexibility to adjust the current of LED1 and LED2 in Flash/Torch/IR modes. The total allowed LED Current during operation is 1.5A (I<sub>LED1</sub>+I<sub>LED2</sub>≤1.5A). The AW3643 provides three IVFM protection modes to prevent system reset or shutdown under low battery condition.

The AW3643 is controlled via an I<sup>2</sup>C-compatible interface. The main features of the AW3643 include: flash/torch current, flash timeout duration, IVFM, TX interrupt, and NTC thermistor monitor. The AW3643 also provides hardware flash and hardware torch pins (STROBE and TORCH/TEMP) to control Flash/Torch events.

The 2MHz or 4MHz switching frequency options, overvoltage protection (OVP), and adjustable current limit allow for the use of tiny, low-profile inductors and 10- $\mu$ F ceramic capacitors. The device operates over a  $-40^{\circ}$ C to  $+85^{\circ}$ C ambient temperature range.

The AW3643 is available in small 0.4mm pitch 1.626mm×1.332mm CSP-12 package.





Fig 1 Typical Application Circuit of AW3643

All trademarks are the property of their respective owners.

1

## PIN CONFIGURATION AND TOP MARK



(Top View)

AW3643CSR Top Mark

3643 - AW3643CSR XXXX - Manufacture Tracking Code




## **PIN DEFINITION**

No.	NAME	TYPE	DESCRIPTION
A1	GND	Ground	Ground
A2	IN	Power	Input voltage connection. Connect IN to GND with a $10\mu\text{F}$ or larger ceramic capacitor.
A3	SDA	I/O	Serial data input/output of the I <sup>2</sup> C interface.
B1	SW	Power	Switch pin of the step-up DC-DC convertor.
B2	STROBE	I/O	Active high hardware flash enable. Drive STROBE high to turn on Flash pulse. Internal pull down resistor of $300k\Omega$ between STROBE and GND.
B3	SCL	I/O	Serial clock input of the I <sup>2</sup> C interface.
C1	OUT	Power	Step-up DC-DC converter output. Connect a $10\mu F$ ceramic capacitor between OUT and GND.
C2	HWEN	I/O	Active high enable pin. High = Standby, Low = Shutdown/Reset. Internal pull down resistor of $300k\Omega$ between HWEN and GND.
C3	TORCH/TEMP	I/O	Torch terminal input or threshold detector for NTC temperature sensing and current scale back.
D1	LED2	Power	High-side current source output for flash LED2.
D2	тх	I/O	Power amplifier synchronization input. Internal pull down resistor of 300k $\Omega$ between TX and GND.
D3	LED1	Power	High-side current source output for flash LED1.

# ORDERING INFORMATION

Part Number	Temperature	Temperature Package		Package Marking Sensitivity Level Information		Delivery Form
AW3643 CSR	-40°C~85°C	1.626mm×1.332mm CSP-12	3643 XXXX	MSL1	ROHS+HF	3000 units/ Tape and Reel



# AWINIC FLASH LED DRIVER SERIES

Product	Channels	Туре	Description	Package
AW3644	2	Boost	High Efficiency, Dual Independent 1.5A Flash LED Driver	CSP-12
AW36414	2	Boost	High Efficiency, Dual Independent 1.5A Flash LED Driver	CSP-12
AW3643	2	Boost	High Efficiency, Dual 1.5A Flash LED Driver	CSP-12
AW36413	2	Boost	High Efficiency, Dual 1.5A Flash LED Driver	CSP-12
AW3648	1	Boost	High Efficiency, 1.5A Flash LED Driver	CSP-12
AW3642	1	Boost	High Efficiency, 1.5A Flash LED Driver	CSP-9
AW3641E	1	Charge Pump	Flash Current & Flash Timer Programmable 1A Flash LED Driver	DFN-10L
AW36402	1	Current Sink	200mA 1-wire Configurable Front Flash LED Driver with Ultra Small Package	DFN-6L
AW36404	1	Current Sink	400mA 1-wire Configurable Front Flash LED Driver with Ultra Small Package	DFN-8L
AW36406	1	Current Sink	600mA PWM Configurable Front Flash LED Driver with Ultra Small Package	DFN-8L

# **TYPICAL APPLICATION CIRCUITS**




Fig 3 AW3643 Application Circuit

#### Notice for Typical Application Circuits:

- 1: Please place  $C_{IN}$ ,  $C_{OUT}$  as close to the chip as possible.
- 2: Connect the inductor on the top layer close to the SW pin.

3: For the sake of driving capability, the power lines, output lines, and the connection lines of L and LED should be short and wide as possible.

## ABSOLUTE MAXIMUM RATINGS<sup>(NOTE1)</sup>

PAR	AMETERS	Range	Unit
IN, SW, OUT, LED1, LED2		-0.3 to 6	V
HWEN, SCL, SDA, STROBE	, TORCH/TEMP, TX	-0.3 to (VIN+0.3)	V
Continuous power dissipation		Internally limited	
Max Junction Temperature T	JMAX	155	°C
Storage Temperature TSTG		-65 to 150	°C
Maximum lead temperature (	soldering)	260	°C
Junction to Ambient Thermal	Resistance $\theta_{JA}$	90.2	°C/W
	НВМ	±2000	V
ESD, All Pins <sup>(NOTE2)</sup>	ММ	±200	V
	CDM	±2000	V
Latch-Up JEDEC STANDARD NO.78B	DECEMBER 2008	+IT: +350 -IT: -350	mA

# **RECOMMENDED OPERATING CONDITIONS**

PARAMETERS	Range	Unit
VIN	2.7 to 5.5	V
Junction temperature (T <sub>J</sub> )	-40 to 125	°C
Ambient temperature (T <sub>A</sub> )	-40 to 85	°C

NOTE1: Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE2: The human body model is a 100pF capacitor discharged through a 1.5k $\Omega$  resistor into each pin. Test method: MIL-STD-883G Method 3015.7

# **ELECTRICAL CHARACTERISTICS**

Typical limits tested at  $T_A=25^{\circ}C$ . Minimum and maximum limits apply over the full operating ambient temperature range(-40°C  $\leq T_A \leq 85^{\circ}C$ ). Unless otherwise specified,  $V_{IN}=3.6V$ , HWEN=  $V_{IN}$ .

Symbol	Description	Test Condition	Min	Тур	Max	Unit	
Vin Suppl	y						
Vin	Input operating range		2.7		5.5	V	
lq	Quiescent supply current	Device not switching, pass mode		0.4	0.8	mA	
I <sub>SB</sub>	Standby supply current	Device disabled, HWEN=1.8V 2.5V≤VIN≤5.5V		3	10	μΑ	
I <sub>SD</sub>	Shutdown supply current	Device disabled, HWEN=0V 2.5V≤VIN≤5.5V		0.1	1	μΑ	
	Under voltage lockout	Falling V <sub>IN</sub>		2.5		V	
UVLO	threshold	Rising V <sub>IN</sub>		2.6		V	
Current S	ource Specifications				•		
		V <sub>OUT</sub> =4V, flash code=0x7F=1.5A	-7%	1.5	7%	А	
LED1/2	Current source accuracy	V <sub>OUT</sub> =4V, torch code=0x3F=186mA	-10%	186	10%	mA	
Vovp	Vout over-voltage protect	ON threshold	4.85	5	5.15	v	
VOVP	threshold	OFF threshold	4.75	4.9	5.05	v	
Boost Cor	nverter Specifications						
R <sub>PMOS</sub>	PMOS switch on-resistance			85		mΩ	
RNMOS	NMOS switch on-resistance			60		mΩ	
		Reg 0x07, bit[0]=0	-12%	1.9	12%		
ICL	Switch current limit	Reg 0x07, bit[0]=1	-12%	2.8	12%	A	
Fsw	Switching frequency	Reg 0x07, bit[1]=0	-6%	2	6%	MHz	
FSW	Switching hequency	Reg 0x07, bit[1]=1	-6%	4	6%		
VIVFM	Input voltage flash monitor trip threshold	Reg 0x02, bits[3:1]="000"	-3%	2.9	3%	V	
INTC	NTC current		-6%	50	6%	μΑ	
V <sub>TRIP</sub>	NTC comparator trip threshold	Reg 0x09, bit[3:1]="100"	-6%	0.6	6%	V	
Tap	Thermal shutdown threshold			155		°C	
T <sub>SD</sub>	Thermal shutdown hysteresis			20		°C	

# A Standard L 海艾为电子技术股份有限公司 Shanghai awinic technology co.,Itd

Jan 2018 V1.4

Symbol	Description Test Condition		Min	Тур	Max	Unit			
I <sup>2</sup> C-Compa	<sup>12</sup> C-Compatible Interface Specifications(SCL,SDA)								
VIL	Input logic low		0		0.4	V			
VIH	Input logic high		1.2		Vin	V			
Vol	Output logic low	I <sub>LOAD</sub> =3mA			0.4	V			
HWEN, ST	HWEN, STROBE, TORCH/TEMP, TX Voltage Specifications								
VIL	Input logic low		0		0.4	V			
VIH	Input logic high		1.2		V <sub>IN</sub>	V			
Rpd	Internal pull down resistors			300		kΩ			

# I<sup>2</sup>C INTERFACE TIMING

Symbol	Description	Min	Тур	Max	Units	
Fsc∟	Interface Clock frequency				400	kHz
Ŧ	Deelitek fore	SCL		200		ns
Tdeglitch	Deglitch time	SDA		250		ns
T <sub>HD:STA</sub>	(Repeat-start) Start condition hold time		0.6			μs
TLOW	Low level width of SCL					μs
Тнідн	High level width of SCL		0.6			μs
T <sub>SU:STA</sub>	(Repeat-start) Start condition setup time		0.6			μs
T <sub>HD:DAT</sub>	Data hold time		0			μs
T <sub>SU:DAT</sub>	Data setup time		0.1			μs
T <sub>R</sub>	Rising time of SDA and SCL				0.3	μs
T <sub>F</sub>	Falling time of SDA and SCL				0.3	μs
T <sub>SU:STO</sub>	Stop condition setup time		0.6			μs
T <sub>BUF</sub>	Time between start and stop condition		1.3			μs








Fig 4 I<sup>2</sup>C INTERFACE TIMING


# TYPICAL CHARACTERISTICS

















# DETAILED FUNCTIONAL DESCRIPTION

The AW3643 is a high-power white LED flash driver capable of delivering up to 1.5A in either of the two parallel LEDs. The total allowed LED current during operation is 1.5A ( $I_{LED1}+I_{LED2} \leq 1.5A$ ). The device incorporates a 2MHz or 4MHz constant frequency-synchronous current-mode PWM boost converter and dual high-side current sources to regulate the LED current over the 2.7V to 5.5V input voltage range.


The AW3643 PWM DC-DC boost converter switches and boosts the output to maintain at least V<sub>HR</sub> across each of the current sources (LED1/2). This minimum headroom voltage ensures that both current sources remain in regulation. If the input voltage is above the LED voltage + current source headroom voltage, the device would not switch, but turns the PMOS on continuously (Pass mode). In Pass mode the difference between (V<sub>IN</sub> – I<sub>LED</sub> × R<sub>PMOS</sub>) and the voltage across the LED is dropped across the current source.

The AW3643 has three logic inputs including a hardware Flash Enable (STROBE), a hardware Torch Enable (TORCH/TEMP, TORCH = default), and a Flash Interrupt input (TX) designed to interrupt the flash pulse during high battery-current conditions. These logic inputs have internal  $300k\Omega$  (typical) pull-down resistors to GND.

Additional features of the AW3643 include an internal comparator for LED thermal sensing via an external NTC thermistor and an input voltage monitor that can reduce the Flash current during low  $V_{IN}$  conditions. It also has a Hardware Enable (HWEN) pin that can be used to reset the state of the device and the registers by pulling the HWEN pin to ground.

Control is done via an I<sup>2</sup>C-compatible interface. This includes adjustment of the Flash and Torch current levels, changing the Flash Timeout Duration, and changing the switch current limit. Additionally, there are flag and status bits that indicate flash current timeout, LED over-temperature condition, LED failure (open/short), device thermal shutdown, TX interrupt, and  $V_{IN}$  under-voltage conditions.

## FUNCTIONAL BLOCK DIAGRAM



#### FEATURE DESCRIPTION

#### HWEN & PC INTERFACE

AW3643 has a logic input HWEN pin to enable/disable the device. When HWEN is set low, the device goes into shutdown mode, the I<sup>2</sup>C interface is disabled and all I<sup>2</sup>C registers are reset to default. In shutdown mode the device does not respond to any I<sup>2</sup>C command. When HWEN is set high, the device goes into standby mode, the I<sup>2</sup>C interface is enabled, and the device can respond to I<sup>2</sup>C command.

There are two kinds of power-up sequences, shown in Figure 45 and Figure 46.

If HWEN is tied to IN pin in application, once IN goes above around  $V_{POR}$  (2.0V), HWEN should stay high for at least t<sub>wait</sub>=2ms time before any I<sup>2</sup>C command can be accepted.

If HWEN is driven by a GPIO, once HWEN goes from low to high, HWEN should stay high for at least  $t_{wait}=2ms$  time before any I<sup>2</sup>C command can be accepted.




Fig 45 Power-Up Sequence with HWEN Tied to IN




Fig 46Power-Up Sequence with HWEN Driven by GPIO

#### FLASH MODE

In Flash Mode, the LED current sources (LED1/2) provide 128 target current levels from 11.35mA to 1.5A. **The total allowed LED current during operation is 1.5A** ( $I_{LED1}+I_{LED2} \leq 1.5A$ ). The Flash currents are adjusted via the LED1 and LED2 Flash Brightness Registers. Flash mode is activated by the Enable Register(setting M1, M0 to '11'), or by pulling the STROBE pin HIGH when the pin is enabled (Enable Register). Once the Flash sequence is activated the current source (LED1/2) ramps up to the programmed Flash current by stepping through all current steps until the programmed current is reached.

When the device is enabled in Flash Mode through the Enable Register, all mode bits in the Enable Register are cleared after a flash timeout event.

#### TORCH MODE

In Torch mode, the LED current sources (LED1/2) provide 128 target current levels from 2.55mA to 372mA. The Torch currents are adjusted via the LED1 and LED2 Torch Brightness Registers. Torch mode is activated by the Enable Register (setting M1, M0 to '10'), or by pulling the TORCH/TEMP pin HIGH when the pin is enabled (Enable Register) and set to Torch Mode. Once the TORCH sequence is activated the active current sources (LED1/2) ramps up to the programmed Torch current by stepping through all current steps until the programmed current is reached. The rate at which the current ramps is determined by the value chosen in the Timing Register.

Torch Mode is not affected by Flash Timeout or by a TX Interrupt event.

#### IR MODE

In IR Mode, the target LED current is equal to the value stored in the LED1/2 Flash Brightness Registers. When IR mode is enabled (setting M1, M0 to '01'), the boost converter turns on and set the output equal to the input (pass-mode). At this point, toggling the STROBE pin enables and disables the LED1/2 current sources (if enabled). The strobe pin can only be set to be Level sensitive, meaning all timing of the IR pulse is externally controlled. In IR Mode, the current sources do not ramp the LED outputs to the target. The current transitions immediately from off to on and then on to off.

**J**WI




Fig 47 IR Mode with Boost




Fig 48 IR Mode Pass Only




Fig 49 IR Mode Timeout

#### SOFT START-UP

Turn on of the AW3643 Torch and Flash modes can be done through the Enable Register. On start-up, when  $V_{OUT}$  is less than  $V_{IN}$  the internal synchronous PMOS turns on as a current source and delivers 200mA (typical) to the output capacitor. During this time the current source (LED) is off. When the voltage across the output

capacitor reaches 2.2 V (typical) the current source turns on. At turn-on the current source steps through each FLASH or TORCH level until the target LED current is reached. This gives the device a controlled turn-on and limits inrush current from the  $V_{IN}$  supply.

#### PASS MODE

The AW3643 starts up in Pass Mode and stays there until Boost Mode is needed to maintain regulation. In Pass Mode the boost converter does not switch, and the synchronous PMOS turns fully on bringing V<sub>OUT</sub> up to  $V_{IN} - I_{LED} \times R_{PMOS}$ . In Pass Mode the inductor current is not limited by the peak current limit. If the voltage difference between V<sub>OUT</sub> and V<sub>LED</sub> falls below V<sub>HR</sub>, the device switches to Boost Mode.

#### POWER AMPLIFIER SYNCHRONIZATION (TX)

The TX pin is a Power Amplifier Synchronization input. This is designed to reduce the flash LED current and thus limit the battery current during high battery current conditions such as PA transmit events. When the AW3643 is engaged in a Flash event, and the TX pin is pulled high, the LED current is forced into Torch Mode at the programmed Torch current setting. If the TX pin is then pulled low before the Flash pulse terminates, the LED current returns to the previous Flash current level. At the end of the Flash time-out, whether the TX pin is high or low, the LED current turns off.


The TX input can be disable by setting bit[7] (TX Enable) to a '0' in the Enable Register(0x01).

#### INPUT VOLTAGE FLASH MONITOR (IVFM)

The AW3643 has the ability to adjust the flash current based upon the voltage level present at the IN pin utilizing the Input Voltage Flash Monitor (IVFM). The adjustable threshold ranges from 2.9 V to 3.6 V in 100mV steps as well as adjustable hysteresis, with three different usage modes (Stop and Hold, Down, Up and Down). The IVFM threshold and hysteresis are controlled by bits[5:3] and bit[2] respectively, in the IVFM Register(0x02). The Flags2 Register has the IVFM flag bit set when the input voltage crosses the IVFM threshold value. Additionally, the IVFM threshold sets the input voltage boundary that forces the AW3643 to either stop ramping the flash current during startup in Stop and Hold Mode, or to actively adjust the LED current lower in Down Mode, or to continuously adjust the LED current up and down in Up & Down Mode.

- Stop and Hold Mode: Stops Current Ramp and holds the level for the remaining flash, If V<sub>IN</sub> falls below the IVFM threshold value.
- Down Mode: Adjust current down if V<sub>IN</sub> falls below the IVFM threshold value and stops decreasing once V<sub>IN</sub> rises above the IVFM threshold (or plus a hysteresis). The AW3643 will decrease the current throughout the flash pulse anytime V<sub>IN</sub> falls below the IVFM threshold, not just once. The flash current will not increase again until the next flash.
- Up & Down Mode: Adjust current down if V<sub>IN</sub> falls below the IVFM threshold value and adjusts current up if V<sub>IN</sub> rise above the IVFM threshold (or plus a hysteresis). In Up & Down mode, the LED current will continually adjust with the rising and falling of V<sub>IN</sub> throughout the entire flash pulse.

# awinic technology co.,Itd



#### FLASH TIMEOUT

The Flash Timeout period sets the maximum time of one flash event, whether a flash stop command is received or not. The AW3643 has 16 timeout levels ranging from 40ms to 1.6s (see *TIMING CONFIGURATION REGISTER (0X08)* for more detail). Flash Timeout applies to both Flash and IR modes, and it continues to count when the Flash mode is forced into Torch mode during a TX high event. The mode bits are cleared and bit[0] is set in the Flags1 register(0x0A) upon a Flash Timeout. This fault flag can be reset to '0' by reading back the Flags1 Register (0x0A), or by setting HWEN to '0', or by setting the SW RESET bit to a '1', or by removing power to the AW3643.

#### CURRENT LIMIT

When the inductor current limit is reached, the AW3643 terminates the charging phase of the switching cycle until the next switching period. If the over-current condition persists, the device operates continuously in current limit. The AW3643 features two selectable inductor current limits(1.9A and 2.8A) that are programmable by bit[0] in Boost configuration Register(0x07).

Since the current limit is sensed in the NMOS switch, there is no mechanism to limit the current when the device operates in Pass Mode (current does not flow through the NMOS in pass mode). The mode bits are not cleared upon a Current Limit event, but a flag bit[3] is set in the Flags1 register(0x0A).

This fault flag can be reset to '0' by reading back the Flags1 Register (0x0A), or by setting HWEN to '0', or by setting the SW RESET bit to a '1', or by removing power to the AW3643.

#### NTC THERMISTOR INPUT (TORCH/TEMP)

The TORCH/TEMP pin, when set to TEMP mode, serves as a threshold detector and bias source for negative temperature coefficient (NTC) thermistors. When the voltage at TEMP goes below the programmed threshold, bit[0] is set to a '1', and the AW3643 is placed into standby mode. The NTC threshold voltage is adjustable from 200 mV to 900 mV in 100-mV steps. The NTC bias current is set to 50µA. The NTC detection circuitry can be enabled or disabled via the Enable Register. If enabled, the NTC block turns on and off during the start and stop of a Flash/Torch event.

Additionally, the NTC input looks for an open NTC connection and a shorted NTC connection. If the NTC input falls below 100 mV, the NTC short flag is set(bit[4] in the Flags2 Register), and the AW3643 is forced into standby mode. If the NTC input rises above 2.3 V, the NTC Open flag is set(bit[3] in the Flags2 Register), and the AW3643 is forced into standby mode. These fault detections can be individually disabled/enabled via the NTC Open Fault Enable bit and the NTC Short Fault Enable bit in Temp register(0x09)




Fig 51 Temp Detection Diagram

The AW3643 is not available for operation until Flags2 register is cleared. The three NTC fault flags can be reset to '0' by reading back the Flags2 Register (0x0B), or by setting HWEN to '0', or by setting the SW RESET bit to a '1', or by removing power to the AW3643.

#### UNDERVOLTAGE LOCKOUT (UVLO)

The AW3643 has an internal comparator that monitors the voltage at IN and forces the AW3643 into standby if the input voltage drops to 2.5 V. If the UVLO monitor threshold is tripped, the UVLO flag bit is set in the Flags1 Register (0x0A). If the input voltage rises above 2.5 V, the AW3643 is not available for operation until there is an I<sup>2</sup>C read of the Flags1 Register (0x0A). Upon a read, the Flags1 register is cleared, and normal operation can resume if the input voltage is greater than 2.5 V.

#### **VOUT SHORT FAULT**

The Output Short Fault flag reads back a '1' if the device is active in Flash or Torch mode and the boost output experiences a short condition. VOUT short condition occurs if the voltage at OUT goes below 2.3V (typ.) while the device is in Torch or Flash mode. There is a deglitch time of 2.048ms before the VOUT Short flag is valid. The mode bits are cleared upon an the VOUT short fault. The AW3643 is not available for operation until VOUT Fault flags is cleared. The VOUT Short Faults can be reset to '0' by reading back the Flags1 Register (0x0A), or by setting HWEN to '0', or by setting the SW RESET bit to a '1', or by removing power to the AW3643.

# VINIC 上海艾为电子技术股份有限公司 shanghai awinic technology co.,Itd

#### LED SHORT FAULT

The LED Short Fault flags read back a '1' if the device is active in Flash or Torch mode and either active LED output experiences a short condition. An LED short condition is determined if the voltage at LED1 or LED2 goes below 500mV (typ.) while the device is in Torch or Flash mode. There is a deglitch time of 256µs before the LED Short Fault flag is valid. The mode bits are cleared upon an LED short fault. The AW3643 is not available for operation until the LED Short Fault flags is cleared. The LED Short Faults can be reset to '0' by reading back the Flags1 Register (0x0A), or by setting HWEN to '0', or by setting the SW RESET bit to a '1', or by removing power to the AW3643.

#### OVERVOLTAGE PROTECTION (OVP)

The output voltage is limited to typically 5 V. In situations such as an open LED, the AW3643 raises the output voltage in order to try and keep the LED current at its target value. When VOUT reaches 5 V (typ.) the overvoltage comparator trips and turns off the internal NMOS. When VOUT falls below the "V<sub>OVP</sub> Off Threshold", the AW3643 begins switching again. The mode bits are cleared, and the OVP Fault flag is set, when an OVP condition is present for three rising OVP edges. This prevents momentary OVP events from forcing the device to shut down. The AW3643 is not available for operation until the OVP Fault flag is cleared. The OVP Fault can be reset to '0' by reading back the Flags2 Register (0x0A), or by setting HWEN to '0', or by setting the SW RESET bit to a '1', or by removing power to the AW3643.

#### THERMAL SHUTDOWN (TSD)

When the AW3643 die temperature reaches 155°C, the thermal shutdown detection circuit trips, forcing the AW3643 into standby and writing a '1' to the Thermal Shutdown Fault flag of the Flags1 Register (0x0A). The AW3643 is only allowed to restart after the Thermal Shutdown Fault flag is cleared. The Thermal Shutdown Faults can be reset to '0' by reading back the Flags1 Register (0x0A), or by setting HWEN to '0', or by setting the SW RESET bit to a '1', or by removing power to the AW3643. Upon restart, if the die temperature is still above 155°C, the AW3643 resets the Fault flag and re-enters standby.

## PROGRAMMING

#### CONTROL TRUTH TABLE

MODE1	MODE0	STROBE EN	TORCH EN	STROBE PIN	TORCH PIN	ACTION
0	0	0	0	х	Х	Standby
0	0	0	1	х	Pos edge	Ext Torch
0	0	1	0	Pos edge	Х	Ext Flash
0	0	1	1	0	Pos edge	Standalone Torch
0	0	1	1	Pos edge	0	Standalone Flash
0	0	1	1	Pos edge	Pos edge	Standalone Flash
1	0	Х	Х	х	Х	Int Torch
1	1	Х	Х	х	Х	Int Flash
0	1	0	Х	х	Х	IRLED Standby
0	1	1	Х	0	Х	IRLED Standby
0	1	1	Х	Pos edge	Х	IRLED enabled

#### **PC INTERFACE**

#### Data Validation

When SCL is high level, SDA level must be constant. SDA can be changed only when SCL is low level.






Fig 52 Data Validation Diagram

#### PC Start/Stop

I<sup>2</sup>C start: SDA changes form high level to low level when SCL is high level.

I<sup>2</sup>C stop: SDA changes form low level to high level when SCL is high level.





#### ACK (Acknowledgement)

ACK means the successful transfer of I<sup>2</sup>C bus data. After master sends 8bits data, SDA must be released; SDA is pulled to GND by slave device when slave acknowledges.

When master reads, slave device sends 8bit data, releases the SDA and waits for ACK from master. If ACK is send and I<sup>2</sup>C stop is not send by master, slave device sends the next data. If ACK is not send by master, slave device stops to send data and waits for I<sup>2</sup>C stop.




Fig 54 Acknowledgement Diagram

#### Write Cycle

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock (SCL). Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol allows a single data line to transfer both command/control information and data using the synchronous serial clock.


Each data transaction is composed of a Start Condition, a number of byte transfers (set by the software) and a Stop Condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an Acknowledge signal must follow.

In a write process, the following steps should be followed:

a) Master device generates START condition. The "START" signal is generated by lowering the

SDA signal while the SCL signal is high.

- b) Master device sends slave address (7-bit) and the data direction bit (r/w = 0).
- c) Slave device sends acknowledge signal if the slave address is correct.
- d) Master sends control register address (8-bit)
- e) Slave sends acknowledge signal
- f) Master sends data byte to be written to the addressed register
- g) Slave sends acknowledge signal
- h) If master will send further data bytes the control register address will be incremented by one after acknowledge signal (repeat step 6, 7)
- i) Master generates STOP condition to indicate write cycle end



#### Read Cycle

In a read cycle, the following steps should be followed:

- a) Master device generates START condition
- b) Master device sends slave address (7-bit) and the data direction bit (r/w = 0).
- c) Slave device sends acknowledge signal if the slave address is correct.
- d) Master sends control register address (8-bit)
- e) Slave sends acknowledge signal
- f) Master generates STOP condition followed with START condition or REPEAT START condition
- g) Master device sends slave address (7-bit) and the data direction bit (r/w = 1).
- h) Slave device sends acknowledge signal if the slave address is correct.
- i) Slave sends data byte from addressed register.
- j) If the master device sends acknowledge signal, the slave device will increase the control register address by one, then send the next data from the new addressed register.
- k) If the master device generates STOP condition, the read cycle is ended.




Fig 56 I<sup>2</sup>C Read Timing

# **REGISTER CONFIGURATION**

## **REGISTER LIST**

Register name	Address(HEX)	Read/Write	Default Value
Chip ID Register	0x00	Read	0x36
Enable Register	0x01	Read/Write	0x80
IVFM Register	0x02	Read/Write	0x01
LED1 Flash Brightness Register	0x03	Read/Write	0xBF
LED2 Flash Brightness Register	0x04	Read/Write	0x3F
LED1 Torch Brightness Register	0x05	Read/Write	0xBF
LED2 Torch Brightness Register	0x06	Read/Write	0x3F
Boost Configuration Register	0x07	Read/Write	0x09
Timing Configuration Register	0x08	Read/Write	0x1A
Temp Register	0x09	Read/Write	0x08
Flags1 Register	0x0A	Read	0x00
Flags2 Register	0x0B	Read	0x00
Device ID Register	0x0C	Read	0x12
Last Flash Register	0x0D	Read	0x00

## **REGISTER DETAILED DESCRIPTION**

#### ♦ Chip ID Register (0x00)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Chip ID: "001	10110"						

#### ♦ Enable Register (0x01)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TX Pin Enable 0=Disabled 1=Enabled (Default)	Strobe Type 0=Level Triggered (Default) 1=Edge Triggered	Strobe Enable 0=Disabled (Default) 1=Enabled	<b>Torch/Temp</b> <b>Pin Enable</b> 0=Disabled (Default) 1=Enabled	Mode Bits: M1, 00=Standby (De 01=IR Drive 10=Torch 11=Flash		LED2 Enable 0=OFF (Default) 1=ON	LED1 Enable 0=OFF (Default) 1=ON

#### Note:

In Edge or Level Strobe Mode, it is recommended that the trigger pulse width be set greater than 1ms to ensure proper turn-on of the device.

#### ♦ IVFM Register (0x02)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RFU	UVLO Circuitry 0=Disabled (Default) 1=Enabled	IVFM Levels 000=2.9 V (Defa 001=3.0 V 010=3.1 V 011=3.2 V 100=3.3 V 101=3.4 V 110=3.5 V 111=3.6 V	ault)		IVFM Hysteresis 0=0 mV (Default) 1=50 mV	IVFM Mode Sel 00=Disabled 01=Stop and Ho (Default) 10=Down Mode 11=Up and Dow	old Mode

#### ♦ LED1 Flash Brightness Register (0x03)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
LED2 Flash Current Override 0=LED2 Flash Current is not set to LED1 Flash Current 1=LED2 Flash Current is set to LED1 Flash Current (Default)		11.35 mA 746.9 mA	<b>ss Levels</b> code*11.72 (Default)	2mA)+11.35	mA		

#### ♦ LED2 Flash Brightness Register (0x04)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RFU	LED2 Flash Brightness Levels I <sub>FLASH</sub> (mA)≈(Brightness Code*11.72mA)+11.35mA						
	000000=11.35 mA						
	0111111=746.9 mA (Default)						
	1111111=	1.5 A					

#### ♦ LED1 Torch Brightness Register (0x05)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
LED2 Torch Current Override 0=LED2 Torch Current is not set to LED1 Torch Current 1=LED2 Torch Current is set to LED1 Torch Current (Default)		2.55 mA 186 mA (D	<b>ss Levels</b> s Code*2.91 efault)	mA)+2.55m,	A		

#### ♦ LED2 Torch Brightness Register (0x06)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
RFU	LED2 Torch Brightness Levels I <sub>TORCH</sub> (mA)≈(Brightness Code*2.91mA)+2.55mA							
	0000000=2 0111111=1 1111111=3	186 mA (De	efault)					

#### ♦ Boost Configuration Register (0x07)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Software Reset Bit 0=Not Reset (Default) 1=Reset	RFU	RFU	RFU	LED Pin Short Fault Detect 0=Disabled 1=Enabled (Default)	Boost Mode 0=Normal (Default) 1=Pass Mode Only	Boost Frequency Select 0=2 MHz (Default) 1=4 MHz	Boost Current Limit 0=1.9A 1=2.8A (Default)

#### ♦ Timing Configuration Register (0x08)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RFU	Torch Current 000=No Ramp 001=1 ms (De 010=32 ms 011=64 ms 100=128 ms 101=256 ms 110=512 ms 111=1024 ms	•		Flash Time-out 0000=40 ms 0001=80 ms 0010=120 ms 0110=200 ms 0101=240 ms 0101=240 ms 0111=320 ms 1000=360 ms 1010=600 ms 1010=600 ms 1101=1200 ms 1101=1200 ms 1110=1400 ms 1111=1600 ms	t Duration		

#### ♦ Temp Register (0x09)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RFU	TORCH Polarity 0=Active High (Default) (Pull-down Resister Enabled) 1=Active Low (Pull-down Resister Disabled)	NTC Open Fault Enable 0=Disabled (Default) 1=Enabled	NTC Short Fault Enable 0=Disabled (Default) 1=Enabled	000=200 mV 001=300 mV 010=400 mV 011=500 mV	<b>/oltage Threshol</b> d	ds	TORCH/TEM P Function Select 0=TORCH (Default) 1=TEMP

#### ♦ Flags1 Register (0x0A)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TX Flag	V <sub>ουτ</sub> Short Fault	LED1 Short Fault	LED2 Short Fault	Current Limit Flag	Thermal Shutdown (TSD) Fault	UVLO Fault	Flash Time-Out Flag

## ♦ Flags2 Register (0x0B)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RFU	RFU	RFU	NTC Short Fault	NTC Open Fault	IVFM Trip Flag	OVP Fault	TEMP Trip Fault

#### ♦ Device ID Register (0x0C)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RFU	RFU	Device ID "010"			Silicon Revisio "010"	on Bits	

#### ♦ Last Flash Register (0x0D)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RFU	The value store	d is always the las	st current value th	e IVFM detection	block set ILED=IFLA	ASH-TARGET*((code+	1)/128)

## **APPLICATION INFORMATION**

The AW3643 can drive two flash LEDs at currents up to 1.5 A per LED. The total allowed LED current during operation is 1.5A ( $I_{LED1}+I_{LED2} \leq 1.5A$ ). The 2MHz/4MHz DC-DC boost regulator allows for the use of small value discrete external components. Below are some peripheral selection guidelines.

## OUTPUT CAPACITOR SELECTION

The AW3643 is designed to operate with a  $10\mu$ F ceramic output capacitor. When the boost converter is running, the output capacitor supplies the load current during the boost converter on-time. When the NMOS switch turns off, the inductor energy is discharged through the internal PMOS switch, supplying power to the load and restoring charge to the output capacitor. This causes a sag in the output voltage during the on-time and a rise in the output voltage during the off-time. The output capacitor is therefore chosen to limit the output ripple to an acceptable level depending on load current and input/output voltage differentials and also to ensure the converter remains stable.

Larger capacitors such as a 22µF or capacitors in parallel can be used if lower output voltage ripple is desired. To estimate the output voltage ripple considering the ripple due to capacitor discharge ( $\Delta V_Q$ ) and the ripple due to the capacitors ESR ( $\Delta V_{ESR}$ ) use the following equations:

For continuous conduction mode, the output voltage ripple due to the capacitor discharge is:

$$\Delta V_{Q} = \frac{(V_{OUT} - V_{IN}) \times I_{LED}}{V_{OUT} \times f \times C_{OUT}}$$

The output voltage ripple due to the output capacitors ESR is found by:

$$\Delta V_{ESR} = R_{ESR} \times \left( \frac{V_{OUT} \times I_{LED}}{V_{IN}} + \frac{\Delta I_L}{2} \right) \qquad \qquad \Delta I_L = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{V_{OUT} \times f \times L}$$
Where

In ceramic capacitors the ESR is very low so the assumption is that 80% of the output voltage ripple is due to capacitor discharge and 20% from ESR. Table 1 lists different manufacturers for various output capacitors and their case sizes suitable for use with the AW3643.

## INPUT CAPACITOR SELECTION

Choosing the correct size and type of input capacitor helps minimize the voltage ripple caused by the switching of the AW3643 boost converter and reduce noise on the boost converter's input pin that can feed through and disrupt internal analog signals. In the typical application circuit a  $10-\mu$ F ceramic input capacitor works well. It is important to place the input capacitor as close as possible to the AW3643 input (IN) pin. This reduces the series resistance and inductance that can inject noise into the device due to the input switching currents. Table 1 lists various input capacitors recommended for use with the AW3643.

MANUFACTURER	PART NUMBER	VALUE	CASE	VOLTAGE RATING
TDK	C1608JB0J106M	10µF	0603	6.3V
TDK	C2012JB1A106M	10µF	0805	10V
Murata	GRM188R60J106M	10µF	0603	6.3V
Murata	GRM21BR61A106KE19	10µF	0805	10V

 Table 1 Recommended Input/ Output Capacitors (X5R/X7R Dielectric)

## INDUCTOR SELECTION

The AW3643 is designed to use a  $0.47\mu$ H or  $1\mu$ H inductor. When the device is boosting (V<sub>OUT</sub> > V<sub>IN</sub>) the inductor is typically the largest area of efficiency loss in the circuit. Therefore, choosing an inductor with the lowest possible series resistance is important. Additionally, the saturation rating of the inductor should be greater than the maximum operating peak current of the AW3643. This prevents excess efficiency loss that can occur with inductors that operate in saturation. For proper inductor operation and circuit performance, ensure that the inductor saturation and the peak current limit setting of the AW3643 are greater than I<sub>PEAK</sub> in the following calculation:

$$I_{PEAK} = \frac{I_{LED} \times V_{OUT}}{\eta \times V_{IN}} + \Delta I_L \qquad \text{where} \quad \Delta I_L = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{2 \times f_{SW} \times L \times V_{OUT}}$$

And  $f_{SW}$  = 2 or 4MHz.

Table 2 lists various inductors and their manufacturers that work well with the AW3643.

MANUFACTURER	L	PART NO.	SIZE	ISAT	RDC
токо	1µH	DFE201610P-1R0M	2.0 mm x 1.6 mm x 1.0 mm	3.7A	58mΩ
токо	0.47µH	DFE201610P-R470M	2.0 mm x 1.6 mm x 1.0 mm	4.1A	32mΩ
Sunlord	1µH	WPN252012H1R0MT	2.5mm × 2.0mm ×1.2mm	3.4A	48mΩ

#### Table 2 Recommended Inductors

# PCB LAYOUT

## LAYOUT GUIDELINES


The high switching frequency and large switching currents of the AW3643 make the choice of layout important. The following steps should be used as a reference to ensure the device is stable and maintains proper LED current regulation across its intended operating voltage and current range.


- Place C<sub>IN</sub> on the top layer (same layer as the AW3643) and as close to the device as possible. The input capacitor conducts the driver currents during the low-side MOSFET turn-on and turn-off and can detect current spikes over 1 A in amplitude. Connecting the input capacitor through short, wide traces to both the IN and GND pins reduces the inductive voltage spikes that occur during switching which can corrupt the V<sub>IN</sub> line.
- 2. Place C<sub>OUT</sub> on the top layer (same layer as the AW3643) and as close as possible to the OUT and GND pin. The returns for both C<sub>IN</sub> and C<sub>OUT</sub> should come together at one point, as close to the GND pin as possible. Connecting C<sub>OUT</sub> through short, wide traces reduce the series inductance on the OUT and GND pins that can corrupt the VOUT and GND lines and cause excessive noise in the device and surrounding circuitry.
- 3. Connect the inductor on the top layer close to the SW pin. There should be a low-impedance connection from the inductor to SW due to the large DC inductor current, and at the same time the area occupied by the SW node should be small so as to reduce the capacitive coupling of the high dV/dT present at SW that can couple into nearby traces.
- 4. Avoid routing logic traces near the SW node so as to avoid any capacitive coupling from SW onto any high-impedance logic lines such as TORCH/TEMP, STROBE, HWEN, SDA, and SCL. A good approach is to insert an inner layer GND plane underneath the SW node and between any nearby routed traces. This creates a shield from the electric field generated at SW.
- 5. Terminate the Flash LED cathodes directly to the GND pin of the AW3643. If possible, route the LED returns with a dedicated path so as to keep the high amplitude LED currents out of the GND plane. For Flash LEDs that are routed relatively far away from the AW3643, a good approach is to sandwich the forward and return current paths over the top of each other on two layers. This helps reduce the inductance of the LED current paths.

# **PACKAGE DESCRIPTION**

TOP VIEW

BOTTOM VIEW






SIDE VIEW




Symbol	NOM	Tolerance
A	0.575	±0.055
A1	0.195	±0.020
A2	0.340	±0.025
A3	0.040	±0.010
D	1.626	±0.025
E	1.332	±0.025
e1	0.196	NA
e2	0.400	NA
e3	0	NA


# LAND PATTERN DATA




# TAPE AND REEL INFORMATION


## **Carrier Tape**








## **Pin 1 direction**





User Direction of Feed

#### Reel




Item	Value&Tolerance
A	179±1.0
В	2.0±0.1
С	13.5±0.2
N	54.8±0.2
W2	9.0±0.2
W3	9.2+1.0
T1	1.2±0.2
T2	1.5±0.2

#### Note:

- surface resistivity: 10<sup>5</sup> to 10<sup>11</sup> ohms/sq.
   Restriction criterion of hazardous substance for packing material follow GP-M001.

## **REFLOW**



Reflow Note	Spec
Average ramp-up rate (217°C to peak)	Max. 3°C /sec
Time of Preheat temp. (from 150°C to 200°C)	60-120sec
Time to be maintained above 217°C	60-150sec
Peak Temperature	>260°C
Time within 5°C of actual peak temp	20-40sec
Ramp-down rate	Max. 6°C /sec
Time from 25°C to peak temp	Max. 8min

NOTE 1: All data are compared with the package-top temperature, measured on the package surface; NOTE 2: AW3643 adopted the Pb-Free assembly.

# **REVISION HISTORY**

Vision	Date	Change Record	
V1.0	April 2016	Product Datasheet V1.0 Released	
V1.1	Sep 2016	Added ESD CDM Information Changed the Device ID Register(0x0C) default value to 0x12 Changed LED1 Flash Brightness Level 0111111 to 746.9mA Changed LED2 Flash Brightness Level 0111111 to 746.9mA	–page26 –page27 –page27
V1.2	Jan 2017	Added Awinic Flash Led Driver Series	–page3
V1.3	May 2017	Added HWEN & I <sup>2</sup> C Interface Description	-page17
V1.4	Jan 2018	Add Moisture Sensitivity Level and Environmental Information.	-page3

# DISCLAIMER

Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.