











CSD18509Q5B

SLPS476A - JUNE 2014-REVISED MAY 2017

CSD18509Q5B N-Channel NexFET™ Power MOSFETs

Features

- Ultra-Low On Resistance
- Low Thermal Resistance
- Avalanche Rated
- Logic Level
- Pb Free Terminal Plating
- **RoHS Compliant**
- Halogen Free
- SON 5-mm × 6-mm Plastic Package


Applications

- DC-DC Conversion
- Secondary Side Synchronous Rectifier
- Motor Control


3 Description

This 40 V, 1 m Ω , SON 5 x 6 NexFETTM power MOSFET has been designed to minimize losses in power conversion applications.

Top View



P0093-01



Product Summary

T _A = 25°	С	TYPICAL VA	UNIT	
V_{DS}	Drain-to-Source Voltage 40			
Q_g	Gate Charge Total (10 V)	150	nC	
Q_{gd}	Gate Charge Gate to Drain	17	nC	
R _{DS(on)}	Drain-to-Source On Resistance	V _{GS} = 4.5 V 1.3		mΩ
	Drain-to-Source On Resistance	V _{GS} = 10 V 1.0		mΩ
V _{GS(th)}	Threshold Voltage	1.8	V	

Ordering Information⁽¹⁾

Device	Qty	Media	Package	Ship
CSD18509Q5B	2500	13-Inch Reel	SON 5 x 6 mm	Tape and
CSD18509Q5BT	250	7-Inch Reel	Plastic Package	Reel

For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

$T_A = 2$	5°C	VALUE	UNIT
V_{DS}	Drain-to-Source Voltage	40	٧
V_{GS}	Gate-to-Source Voltage	±20	٧
	Continuous Drain Current (Package limited)	100	
I _D	Continuous Drain Current (Silicon limited), $T_C = 25$ °C	299	Α
	Continuous Drain Current ⁽¹⁾	38	
I_{DM}	Pulsed Drain Current, T _A = 25°C ⁽²⁾	400	Α
D	Power Dissipation ⁽¹⁾	3.1	W
P _D	Power Dissipation, T _C = 25°C	195	VV
T _J , T _{stg}	Operating Junction and Storage Temperature Range	-55 to 150	°C
E _{AS}	Avalanche Energy, single pulse I_D = 83, L = 0.1 mH, R_G = 25 Ω	345	mJ

- (1) Typical $R_{\theta JA} = 40^{\circ}\text{C/W}$ on a 1-inch², 2-oz. Cu pad on a 0.06-inch thick FR4 PCB.
- (2) Max R_{θ,IC} = 0.8°C/W, Pulse duration ≤100 μs, duty cycle ≤1%

Gate Charge






Table of Contents

1 Features					
Description	1	Features	1	6.2 Community Resources	7
3 Description 1 6.4 Electrostatic Discharge Caution 7 4 Revision History 2 6.5 Glossary 7 5 Specifications 3 6.1 Electrical Characteristics 3 5.1 Electrical Characteristics 3 7.1 Q5B Package Dimensions 8 5.2 Thermal Information 3 7.1 Q5B Package Dimensions 8 5.3 Typical MOSFET Characteristics 4 7.2 Recommended PCB Pattern 9 7.3 Recommended Stencil Pattern 9 7.4 Q5B Tape and Reel Information 10	2	Applications	1	6.3 Trademarks	7
4 Revision History				6.4 Electrostatic Discharge Caution	7
5 Specifications 3 Mechanical, Packaging, and Orderable Information 8 5.1 Electrical Characteristics 3 5.2 Thermal Information 3 5.3 Typical MOSFET Characteristics 4 7.2 Recommended PCB Pattern 9 7.3 Recommended Stencil Pattern 9 7.4 Q5B Tape and Reel Information 10		•		6.5 Glossary	7
5.1 Electrical Characteristics		Specifications	3 ⁷		٩
5.3 Typical MOSFET Characteristics					_
6 Device and Documentation Support7 7.3 Recommended Stencil Pattern					
7.4 USB labe and Reel Information	6	Ž.		7.3 Recommended Stencil Pattern	9
	U			7.4 Q5B Tape and Reel Information 1	0

4 Revision History

Cł	hanges from Original (June 2014) to Revision A						
•	Added the Receiving Notification of Documentation Updates and Community Resources sections to Device and Documentation Support.	7					
•	Changed the dimension between pads 3 and 4 from 0.028 inches: to 0.050 inches in the Recommended PCB Pattern section diagram	9					

Submit Documentation Feedback

Copyright © 2014–2017, Texas Instruments Incorporated



5 Specifications

5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

	PARAMETER	TEST CONDITIONS	MIN TYF	MAX	UNIT
STATIC	CHARACTERISTICS				
BV _{DSS}	Drain-to-Source Voltage	V _{GS} = 0 V, I _D = 250 μA	40		V
I _{DSS}	Drain-to-Source Leakage Current	V _{GS} = 0 V, V _{DS} = 32 V		1	μА
I _{GSS}	Gate-to-Source Leakage Current	V _{DS} = 0 V, V _{GS} = 20 V		100	nA
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1.4 1.8	2.2	V
D	Drain-to-Source On Resistance	$V_{GS} = 4.5 \text{ V}, I_D = 32 \text{ A}$	1.3	1.7	mΩ
R _{DS(on)}	Drain-to-Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 32 \text{ A}$	1	1.2	mΩ
9 _{fs}	Transconductance	$V_{DS} = 4 \text{ V}, I_{D} = 32 \text{ A}$	180)	S
DYNAMI	C CHARACTERISTICS				
C _{iss}	Input Capacitance		10700	13900	pF
C _{oss}	Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 20 \text{ V}, f = 1 \text{ MHz}$	821	1070	pF
C _{rss}	Reverse Transfer Capacitance		272	354	pF
R_{G}	Series Gate Resistance		3.0	1.6	Ω
Q_g	Gate Charge Total (4.5 V)		70	91	nC
Qg	Gate Charge Total (10 V)		150	195	nC
Q_{gd}	Gate Charge Gate-to-Drain	$V_{DS} = 20 \text{ V}, I_D = 32 \text{ A}$	17		nC
Q_{gs}	Gate Charge Gate-to-Source		29	1	nC
Q _{g(th)}	Gate Charge at V _{th}		18	1	nC
Q _{oss}	Output Charge	V _{DS} = 20 V, V _{GS} = 0 V	39	1	nC
t _{d(on)}	Turn On Delay Time		9	1	ns
t _r	Rise Time	V _{DS} = 20 V, V _{GS} = 10 V,	19	1	ns
t _{d(off)}	Turn Off Delay Time	$I_{DS} = 32 \text{ A}, R_G = 0 \Omega$	57		ns
t _f	Fall Time		11		ns
DIODE C	CHARACTERISTICS	· · · · · · · · · · · · · · · · · · ·			
V _{SD}	Diode Forward Voltage	I _{SD} = 32 A, V _{GS} = 0 V	3.0	1	V
Q _{rr}	Reverse Recovery Charge	V _{DS} = 20 V, I _F = 32 A,	40	1	nC
t _{rr}	Reverse Recovery Time	di/dt = 300 A/μs	23		ns

5.2 Thermal Information


 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-Case Thermal Resistance ⁽¹⁾			0.8	°C/W
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance (1)(2)			50	C/VV


 ⁽¹⁾ R_{θ,JC} is determined with the device mounted on a 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu pad on a 1.5-inches x 1.5-inches (3.81-cm x 3.81-cm), 0.06-inch (1.52-mm) thick FR4 PCB. R_{θ,JC} is specified by design, whereas R_{θ,JA} is determined by the user's board design.
 (2) Device mounted on FR4 material with 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu.

Product Folder Links: CSD18509Q5B






Max $R_{\theta JA} = 50^{\circ} C/W$ when mounted on 1 inch² (6.45 cm²) of 2-oz. (0.071-mm thick) Cu.



Max $R_{\theta JA} = 125^{\circ} C/W$ when mounted on a minimum pad area of 2-oz. (0.071-mm thick) Cu.

5.3 Typical MOSFET Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$




Submit Documentation Feedback

Copyright © 2014–2017, Texas Instruments Incorporated



Typical MOSFET Characteristics (continued)

(T_A = 25°C unless otherwise stated)







Figure 2. Saturation Characteristics








Figure 4. Gate Charge




Figure 6. Threshold Voltage vs Temperature






Figure 7. On-State Resistance vs Gate-to-Source Voltage

ISTRUMENTS

Typical MOSFET Characteristics (continued)


(T_A = 25°C unless otherwise stated)














Figure 10. Maximum Safe Operating Area

Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature



Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments.

6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


Copyright © 2014-2017, Texas Instruments Incorporated



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Q5B Package Dimensions




DIM	MILLIMETERS						
DIM	MIN	NOM	MAX				
Α	0.80	1.00	1.05				
b	0.36	0.41	0.46				
С	0.15	0.20	0.25				
c1	0.15	0.20	0.25				
c2	0.20	0.25	0.30				
D1	4.90	5.00	5.10				
D2	4.12	4.22	4.32				
D3	3.90	4.00	4.10				
d	0.20	0.25	0.30				
d1		•					
d2	0.319	0.369	0.419				
E	4.90	5.00	5.10				
E1	5.90	6.00	6.10				
E2	3.48	3.58	3.68				
е		1.27 TYP					
Н	0.36	0.46	0.56				
L	0.46	0.56	0.66				
L1	0.57	0.67	0.77				
θ	0°	_	_				
K	1.40 TYP						

Submit Documentation Feedback

Copyright © 2014–2017, Texas Instruments Incorporated




7.2 Recommended PCB Pattern



For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.

7.3 Recommended Stencil Pattern




Copyright © 2014–2017, Texas Instruments Incorporated

Submit Documentation Feedback



7.4 Q5B Tape and Reel Information



Notes:

- 1. 10-sprocket hole-pitch cumulative tolerance ±0.2
- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm
- 3. Material: black static-dissipative polystyrene
- 4. All dimensions are in mm (unless otherwise specified).
- 5. A0 and B0 measured on a plane 0.3 mm above the bottom of the pocket

Submit Documentation Feedback



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD18509Q5B	ACTIVE	VSON-CLIP	DNK	8	2500	Pb-Free (RoHS Exempt)	NIPDAU SN	Level-1-260C-UNLIM	-55 to 150	CSD18509	Samples
CSD18509Q5BT	ACTIVE	VSON-CLIP	DNK	8	250	Pb-Free (RoHS Exempt)	NIPDAU SN	Level-1-260C-UNLIM	-55 to 150	CSD18509	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





6-Feb-2020

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated