

Si8921/22 Data Sheet

Isolated Amplifier for Current Shunt Measurement

The Si8921/22 is a galvanically isolated analog amplifier. The low-voltage differential input is ideal for measuring voltage across a current shunt resistor or for any place where a sensor must be isolated from the control system. The output is a differential analog signal amplified by either 8.2x or 32.8x.

The very low signal delay of the Si8921/22 allows control systems to respond quickly to fault conditions or changes in load. Low offset and gain drift ensure that accuracy is maintained over the entire operating temperature range. Exceptionally high common-mode transient immunity means that the Si8921/22 delivers accurate measurements even in the presence of high-power switching as is found in motor drive systems and inverters.

The Si8921/22 isolated amplifier utilizes Silicon Labs' proprietary isolation technology. It supports up to 5.0 kVrms withstand voltage per UL1577. This technology enables higher performance, reduced variation with temperature and age, tighter part-to-part matching, and longer lifetimes compared to other isolation technologies.

Applications:


- Industrial, HEV and renewable energy inverters
- AC, Brushless, and DC motor controls and drives
- Variable speed motor control in consumer white goods
- Isolated switch mode and UPS power supplies
- Automotive on-board chargers, battery management systems, and charging stations

Safety Approvals (pending):

- UL 1577 recognized
 - Up to 5000 Vrms for 1 minute
- CSA component notice 5A approval
 - IEC 60950-1 (reinforced insulation)
- VDE certification conformity
 - VDE0884 Part 10 (basic/reinforced insulation)
- CQC certification approval
 - GB4943.1

KEY FEATURES

- Low voltage differential input
 - ± 62.5 mV and ± 250 mV options
- Low signal delay: 0.8 μ s
- Typical input offset: ± 40 μ V
- Typical gain error: $\pm 0.1\%$
- Excellent drift specifications
 - ± 0.5 μ V/ $^{\circ}$ C typical offset drift
 - -4 ppm/ $^{\circ}$ C typical gain drift
- Typical Nonlinearity: 0.003% full-scale
- Typical SNR: 82 dB over 100 kHz bandwidth
- Typical THD: -88 dB
- High common-mode transient immunity: 75 kV/ μ s
- Automotive-grade OPNs
 - AIAG compliant PPAP documentation support
 - IMDS and CAMDS listing support
- Compact packages
 - 8-pin wide body stretched SOIC
 - 8-pin narrow body SOIC
- -40 to 125 $^{\circ}$ C



1. Ordering Guide

New Ordering Part Number (OPN)	Ordering Options			
	Specified Input Range	Isolation Rating	Output	Package Type
Si8921AD-IS4	±62.5 mV	5.0 kVrms	Differential	WB Stretched SOIC-8
Si8921BD-IS4	±250 mV	5.0 kVrms	Differential	WB Stretched SOIC-8
Si8921AB-IS	±62.5 mV	2.5 kVrms	Differential	NB SOIC-8
Si8921BB-IS	±250 mV	2.5 kVrms	Differential	NB SOIC-8
Si8922AD-IS4	±62.5 mV	5.0 kVrms	Single-ended	WB Stretched SOIC-8
Si8922BD-IS4	±250 mV	5.0 kVrms	Single-ended	WB Stretched SOIC-8
Si8922AB-IS	±62.5 mV	2.5 kVrms	Single-ended	NB SOIC-8
Si8922BB-IS	±250 mV	2.5 kVrms	Single-ended	NB SOIC-8

Note:

1. All packages are RoHS-compliant.
2. “Si” and “SI” are used interchangeably.

1.1 Automotive Grade OPNs

Automotive-grade devices are built using automotive-specific flows at all steps in the manufacturing process to ensure robustness and low defectivity. These devices are supported with AIAG-compliant Production Part Approval Process (PPAP) documentation, and feature International Material Data System (IMDS) and China Automotive Material Data System (CAMDS) listing. Qualifications are compliant with AEC-Q100, and a zero-defect methodology is maintained throughout definition, design, evaluation, qualification, and mass production steps.

Automotive-Grade Ordering Part Numbers are in development and will be made available. Please contact your local Silicon Labs sales representative for further information.

Table of Contents

1. Ordering Guide	2
1.1 Automotive Grade OPNs	2
2. System Overview	4
3. Current Sense Application	5
4. Electrical Specifications	6
4.1 Regulatory Information	.11
4.2 Typical Operating Characteristics	.13
5. Pin Descriptions	19
5.1 Si8921 Pin Descriptions	.19
5.2 Si8922 Pin Descriptions	.20
6. Packaging	21
6.1 Package Outline: 8-Pin Wide Body Stretched SOIC	.21
6.2 Package Outline: 8-Pin Narrow Body SOIC	.23
6.3 Land Pattern: 8-Pin Wide Body Stretched SOIC	.24
6.4 Land Pattern: 8-Pin Narrow Body SOIC	.25
6.5 Top Marking: 8-Pin Wide Body Stretched SOIC	.26
6.6 Top Marking: 8-Pin Narrow Body SOIC	.27
7. Revision History	28

2. System Overview

The input to the Si8921/22 is designed for low-voltage, differential signals. This is ideal for connection to low resistance current shunt measurement resistors. The Si8921A/22A has a specified full scale input range of ± 62.5 mV, and the Si8921B/22B has a specified full scale input range of ± 250 mV. In both cases, the internal gain is set so that the full scale output is 2.05 V. The Si8921 provides a differential output voltage while the Si8922 provides a single-ended output voltage.

The Si8921/22 modulates the analog signal in a unique way for transmission across the semiconductor based isolation barrier. The input signal is first converted to a pulse-width modulated digital signal. On the other side of the isolation barrier, the signal is demodulated. The resulting PWM signal is then used to faithfully reproduce the analog signal. This solution provides exceptional signal bandwidth and accuracy.

The Si8921/22 implements a fail-safe output when the high-side supply voltage VDDA goes away. The fail-safe output is nominally 2.8 V, which can be differentiated from the maximum clipping output voltage of 2.6 V to simplify diagnostics on the system level. The Si8921 outputs a negative differential output voltage while the single-ended Si8922 outputs a positive voltage.

When a loss of VDDA supply occurs, the part will automatically move into a lower power mode that reduces IDDB current to approximately 1 mA. Similarly, a loss of VDDB supply will reduce IDDB current to approximately 1 mA. When the supply voltage is returned, normal operation begins in approximately 250 μ s.




Figure 2.1. Si8921 Functional Block Diagram




Figure 2.2. Si8922 Functional Block Diagram

3. Current Sense Application

In the driver circuit presented below, the Si8921 is used to amplify the voltage across the sense resistor, RSENSE, and transmit the analog signal to the low-voltage domain across an isolation barrier. Isolation is needed because the voltage of RSENSE with respect to ground will swing between 0 V and the high voltage rail connected to the drain of Q1.




Figure 3.1. Current Sense Application

The load in this application can be a motor winding or a similar inductive winding. In a three-phase motor drive application, this circuit would be repeated three times, one for each phase. RSENSE should be a small resistor value to reduce power loss. However, an excessively low resistance will reduce the signal-to-noise ratio of the measurement. Si8921/22 offers two specified full-scale input options, ± 62.5 mV (Si8921A/22A) and ± 250 mV (Si8921B/22B), for optimizing the value of RSENSE.

AIP and AIN connections to the RSENSE resistor should be made as close as possible to each end of the RSENSE resistor as trace resistance will add error to the measurement. The input to the Si8921/22 is differential, and the PCB traces back to the input pins should run in parallel. This ensures that any large noise transients that occur on the high-voltage side are coupled equally to the AIP and AIN pins and will be rejected by the Si8921/22 as a common-mode signal.

The amplifier bandwidth of the Si8921/22 is approximately 600 kHz. If further input filtering is required, a passive, differential RC low-pass filter can be placed between RSENSE and the input pins. Values of $R1 = R2 = 20 \Omega$ and $C1 = 10$ nF, as shown in [Figure 3.1 Current Sense Application on page 5](#), provides a cutoff at approximately 400 kHz. For the lowest gain error, R1 and R2 should always be less than 33Ω to keep the source impedance sufficiently low compared to the Si8921/22 input impedance.

The common-mode voltage of AIN and AIP must be greater than -0.2 V but less than 1 V with respect to GNDA. To meet this requirement, connect GNDA of the Si8921/22 to one side of the RSENSE resistor. In this example, GNDA, RSENSE, the source of Q1, and the drain of Q2 are connected. The ground of the gate driver (Silicon Labs' Si8234 in this circuit) is also commonly connected to the same node.

The Q1 gate driver has a floating supply, 24 V in this example. Since the input and output of the Si8921/22 are galvanically isolated from each other, separate power supplies are necessary on each side. Q3, R3, C3, and D1 make a regulator circuit for powering the input side of the Si8921/22 from this floating supply. D1 establishes a voltage of 5.6 V at the base of Q3. R3 is selected to provide a Zener current of 10 mA for D1. C3 provides filtering at the base of Q3, and the emitter output of Q3 provides approximately 5 V to VDDA. C2 is a bypass capacitor for the supply and should be placed at the VDDA pin with its return trace connecting to the GNDA connection at RSENSE.

C4, the local bypass capacitor for the B-side of Si8921/22, should be placed close to VDDB supply pin with its return close to GNDB. The output signal at AOP and AON is differential with a nominal gain of 8.2 (Si8921B) or 34.8 (Si8921A) and common mode of 1.4 V. The outputs are sampled by a differential input ADC. Depending on the sample rate of the ADC, an anti-aliasing filter may be required. A simple anti-aliasing filter can be made from the passive components, R4, C6, and R5. The characteristics of this filter are dictated by the input topology and sampling frequency of the ADC. However, to ensure the Si8921 outputs are not overloaded, $R4 = R5 > 5$ k Ω and C6 can be calculated by the following equation:

$$C6 = \frac{1}{2 \times \pi \times (R4 + R5) \times f_{3dB}}$$

4. Electrical Specifications

Table 4.1. Electrical Specifications

 V_{DDA} , V_{DDB} = 5 V, T_A = -40 to +125 °C; typical specs at 25 °C

Parameter		Symbol	Test Condition	Min	Typ	Max	Units
Input Side Supply Voltage		VDDA		3.0		5.5	V
Input Supply Current		IDDA	VDDA = 3.3 V	3.3	5.2	6.4	mA
Output Side Supply Voltage		VDDB		3.0		5.5	V
Output Supply Current		IDDB	VDDB = 3.3 V	2.5	3.3	4.6	mA
Amplifier Bandwidth					600		kHz
Amplifier Input							
Specified Linear Input Range	Si8921A/22A	VAIP – VAIN		-62.5		62.5	mV
	Si8921B/22B			-250		250	mV
Maximum Input Voltage Before Clipping	Si8921A/22A	VAIP – VAIN			±77		mV
	Si8921B/22B				±310		mV
Common-Mode Operating Range ¹		VCM		-0.2		1	V
Input Referred Offset		VOS	$T_A = 25\text{ °C}$, AIP = AIN = 0	-0.3	±0.04	0.3	mV
Input Offset Drift		VOS _T		-0.3	±0.5	3	μV/°C
Differential Input impedance	Si8921A/22A	RIN			6.3		kΩ
	Si8921B/22B				21.4		kΩ
Differential Input Impedance Drift		RIN _T			850		ppm/°C
Amplifier Output							
Full-Scale Output		VAOP – VAON			2.5		V _{pk}
Gain	Si8921A/22A				32.8		
	Si8921B/22B				8.2		
Gain Error			$T_A = 25\text{ °C}$	-0.3	±0.1	0.3	%
Gain Error Drift				-24	-4	0	ppm/°C
Output Common Mode Voltage		(VAOP + VAON)/2		1.34	1.39	1.49	V
Nonlinearity	Si8921A		$T_A = 25\text{ °C}$		0.01	0.04	%
	Si8921B		$T_A = 25\text{ °C}$		0.003	0.02	%
	Si8922A		$T_A = 25\text{ °C}$		0.02	0.08	%
	Si8921B		$T_A = 25\text{ °C}$		0.01	0.04	%
Nonlinearity Drift				-16		16	ppm/°C
Signal-to-Noise Ratio	Si8921A	SNR	Over 100 kHz	70	77		dB
	Si8921B			75	82		dB
	Si8922A			64	71		dB
	Si8922B			69	76		dB

Parameter	Symbol	Test Condition	Min	Typ	Max	Units	
Total Harmonic Distortion	Si8921A	THD	$F_{IN} = 1 \text{ kHz}$		-85	-76	dB
	Si8921B	THD	$F_{IN} = 1 \text{ kHz}$		-88	-79	dB
	Si8922A	THD	$F_{IN} = 1 \text{ kHz}$		-78	-69	dB
	Si8922B	THD	$F_{IN} = 1 \text{ kHz}$		-81	-72	dB
Power-Supply Rejection Ratio	PSRR	PSRR vs. VDDA at DC			-100		dB
		PSRR vs. VDDA at 100 mV and 10 kHz ripple			-100		dB
		PSRR vs. VDDB at DC			-100		dB
		PSRR vs. VDDB at 100 mV and 10 kHz ripple			-100		dB
Output Resistive Load	RLOAD	Between AON and AOP (Si8921) Between AO and GND (Si8922)	5			k Ω	
Output Capacitive Load	CLOAD	Each pin to ground			100	pF	
Timing							
Signal Delay (Si8921)	t_{PD}	50% to 50%		0.8		μs	
Signal Delay (Si8922)	t_{PD}	50% to 50%		1		μs	
Rise Time	t_R	10% to 90%		0.8		μs	
Common-Mode Transient Immunity ¹	CMTI	AIP = AIN = AGND, VCM = 1500 V	50	75		kV/ μs	

Note:

1. An analog CMTI failure is defined as an output error of more than 100 mV persisting for at least 1 μs .




Figure 4.1. Common-Mode Transient Immunity Characterization Circuit

Table 4.2. IEC Safety Limiting Values¹

Parameter	Symbol	Test Condition	Characteristic	Unit
Safety Temperature	T_S		150	°C
Safety Input Current (WB Stretched SOIC-8)	I_S	$\theta_{JA} = 90\text{ °C/W}$ VDD = 5.5 V $T_J = 150\text{ °C}$ $T_A = 25\text{ °C}$	253	mA
		$\theta_{JA} = 90\text{ °C/W}$ VDD = 3.6 V $T_J = 150\text{ °C}$ $T_A = 25\text{ °C}$	386	mA
Safety Input Current (NB SOIC-8)	I_S	$\theta_{JA} = 112\text{ °C/W}$ VDD = 5.5 V $T_J = 150\text{ °C}$ $T_A = 25\text{ °C}$	310	mA
		$\theta_{JA} = 112\text{ °C/W}$ VDD = 3.6 V $T_J = 150\text{ °C}$ $T_A = 25\text{ °C}$	203	mA
Safety Input Power (WB Stretched SOIC-8)	P_S	$\theta_{JA} = 90\text{ °C/W}$ $T_J = 150\text{ °C}$ $T_A = 25\text{ °C}$	1389	mW
Safety Input Power (NB SOIC-8)	P_S	$\theta_{JA} = 112\text{ °C/W}$ $T_J = 150\text{ °C}$ $T_A = 25\text{ °C}$	1116	mW
Device Power Dissipation (WB Stretched SOIC-8)	P_D		1.39	W
Device Power Dissipation (NB SOIC-8)			1.12	W
Note:				
1. Maximum value allowed in the event of a failure. Refer to the thermal derating curves below.				

Table 4.3. Thermal Characteristics

Parameter	Symbol	WB Stretched SOIC-8	NB SOIC-8	Unit
IC Junction-to-Air Thermal Resistance	θ_{JA}	90	112	°C/W




Figure 4.2. WB Stretched SOIC-8 Thermal Derating Curve for Safety Limiting Current




Figure 4.3. NB SOIC-8 Thermal Derating Curve for Safety Limiting Current

Table 4.4. Absolute Maximum Ratings¹

Parameter	Symbol	Min	Max	Unit
Storage Temperature	T_{STG}	-65	150	°C
Ambient Temperature Under Bias	T_A	-40	125	°C
Junction Temperature	T_J	—	150	°C
Supply Voltage	VDDA, VDDB	-0.5	6.0	V
Input Voltage respect to GNDA	VAIP, VAIN	-0.5	VDDx + 0.5	V
Output Sink or Source Current	I _o	—	5	mA
Total Power Dissipation	P_T	—	212	mW
Lead Solder Temperature (10 s)		—	260	°C
Human Body Model ESD Rating		6000	—	V
Capacitive Discharge Model ESD Rating		2000	—	V
Maximum Isolation (WB Stretched SOIC-8 Input to Output) (1 s)	—	—	6500	V _{RMS}
Maximum Isolation (NB SOIC-8 package Input to Output) (1 s)	—	3250	—	V _{RMS}

Note:

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to conditions as specified in the operational sections of the data sheet.

4.1 Regulatory Information

Table 4.5. Regulatory Information (pending)^{1, 2}

CSA
The Si8921 is certified under CSA Component Acceptance Notice 5A. For more details, see Master Contract Number 232873.
60950-1, 62368-1: Up to 600 V _{RMS} reinforced insulation working voltage; up to 1000 V _{RMS} basic insulation working voltage.
VDE
The Si8921 is certified according to VDE 0884-10. For more details, see File 5006301-4880-0001.
VDE 0884-10: Up to 1414 V _{peak} for reinforced insulation working voltage.
UL
The Si8921 is certified under UL1577 component recognition program. For more details, see File E257455.
Rated up to 5000 V _{RMS} isolation voltage for basic protection.
CQC
The Si8921 is certified under GB4943.1-2011.
Rated up to 600 V _{RMS} reinforced insulation working voltage; up to 1000 V _{RMS} basic insulation working voltage.
Note:
1. Regulatory Certifications apply to 5 kV _{RMS} rated devices which are production tested to 6.0 kV _{RMS} for 1 sec.
2. Regulatory Certifications apply to 2.5 kV _{RMS} rated devices which are production tested to 3.0 kV _{RMS} for 1 sec.

Table 4.6. Insulation and Safety-Related Specifications

Parameter	Symbol	Test Condition	Value		Unit
			WB Stretched SO-IC8	NB SOIC8	
Nominal External Air Gap (Clearance)	CLR		9.0 ¹	4.9	mm
Nominal External Tracking (Creepage)	CPG		9.0 ¹	4.01	mm
Minimum Internal Gap (Internal Clearance)	DTI		36	36	μm
Tracking Resistance (Proof Tracking Index)	PTI	IEC60112	600	600	V
Erosion Depth	ED		0.019	0.04	mm
Resistance (Input-Output) ²	R _{IO}		10 ¹²	10 ¹²	Ω
Capacitance (Input-Output) ²	C _{IO}	f = 1 MHz	1	1	pF
Note:					
1. The values in this table correspond to the nominal creepage and clearance values. VDE certifies the clearance and creepage limits as x.x mm minimum. UL does not impose a clearance and creepage minimum for component-level certifications. CSA certifies the clearance and creepage limits as x.x mm minimum for the WB Stretched SOIC-8 package.					
2. To determine resistance and capacitance, the Si8921/22 is converted into a 2-terminal device. Pins 1–4 are shorted together to form the first terminal, and pins 5–8 are shorted together to form the second terminal. The parameters are then measured between these two terminals.					

Table 4.7. IEC 60664-1 (VDE 0884) Ratings

Parameter	Test Conditions	Specification
Basic Isolation Group	Material Group	I
Installation Classification	Rated Mains Voltages $\leq 150 V_{RMS}$	I-IV
	Rated Mains Voltages $\leq 300 V_{RMS}$	I-IV
	Rated Mains Voltages $\leq 450 V_{RMS}$	I-III
	Rated Mains Voltages $\leq 600 V_{RMS}$	I-III

Table 4.8. VDE 0884-10 Insulation Characteristics¹

Parameter	Symbol	Test Condition	Characteristic	Unit
Maximum Working Insulation Voltage	V_{IORM}		1414	V peak
Input to Output Test Voltage	V_{PR}	Method b1 ($V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test, $t_m = 1$ sec, Partial Discharge < 5 pC)	2650	V peak
Transient Overvoltage	V_{IOTM}	$t = 60$ sec	8000	V peak
Pollution Degree (DIN VDE 0110, Table 1)			2	
Insulation Resistance at T_S , V_{IO} $= 500$ V	R_S		$>10^9$	Ω

Note:

1. This isolator is suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The Si8921/22 provides a climate classification of 40/125/21.

4.2 Typical Operating Characteristics




Figure 4.4. Si8921 Signal-to-Noise Ratio vs. VDDA




Figure 4.5. Si8921 Signal-to-Noise Ratio vs. Temperature




Figure 4.6. Si8921 Signal-to-Noise Ratio vs. Frequency




Figure 4.7. Si8921B Signal-to-Noise Ratio vs. Input Signal Amplitude




Figure 4.8. Si8921A Signal-to-Noise Ratio vs. Input Signal Amplitude




Figure 4.9. Si8921B Total Harmonic Distortion vs. Input Signal Amplitude




Figure 4.10. Si8921A Total Harmonic Distortion vs. Input Signal Amplitude




Figure 4.11. Si8921 Total Harmonic Distortion vs. Input Signal Frequency




Figure 4.12. Si8921 Gain Error vs. Temperature




Figure 4.13. Si8921 Gain Error vs. VDDA




Figure 4.14. Si8921 Nonlinearity vs. Temperature

5. Pin Descriptions

5.1 Si8921 Pin Descriptions




Table 5.1. Si8921 Pin Descriptions

Name	WB Stretched SOIC-8 Pin #	Description
VDDA	1	Input side power supply
AIP	2	Analog input high
AIN	3	Analog input low
GNDA	4	Input side ground
GNDB	5	Output side ground
AON	6	Analog output low
AOP	7	Analog output high
VDDB	8	Output power supply

5.2 Si8922 Pin Descriptions




Table 5.2. Si8922 Pin Descriptions

Name	WB Stretched SOIC-8 Pin #	Description
VDDA	1	Input side power supply
AIP	2	Analog input high
AIN	3	Analog input low
GNDA	4	Input side ground
GNDB	5	Output side ground
NC	6	No connect
AO	7	Analog output
VDDB	8	Output power supply

6. Packaging

6.1 Package Outline: 8-Pin Wide Body Stretched SOIC

The figure below illustrates the package details for the Si8921/22 in a 8-Pin Wide Body Stretched SOIC package. The table lists the values for the dimensions shown in the illustration.




Figure 6.1. 8-Pin Wide Body Stretched SOIC Package

Table 6.1. 8-Pin Wide Body Stretched SOIC Package Diagram Dimensions

Dimension	MIN	MAX
A	2.49	2.79
A1	0.36	0.46
b	0.30	0.51
c	0.20	0.33
D	5.74	5.94
E	11.25	11.76
E1	7.39	7.59
e	1.27 BSC	
L	0.51	1.02
h	0.25	0.76
θ	0°	8°

Dimension	MIN	MAX
aaa	--	0.25
bbb	--	0.25
ccc	--	0.10

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to JEDEC Outline MS-013, Variation AA.
4. Recommended reflow profile per JEDEC J-STD-020C specification for small body, lead-free components.

6.2 Package Outline: 8-Pin Narrow Body SOIC

The figure below illustrates the package details for the Si8921/22 in an 8-Pin Narrow Body SOIC package. The table lists the values for the dimensions shown in the illustration.




Figure 6.2. 8-Pin Narrow Body SOIC Package

Table 6.2. 8-Pin Narrow Body SOIC Package Diagram Dimensions

Dimension	Min	Max
A	1.35	1.75
A1	0.10	0.25
A2	1.40 REF	1.55 REF
B	0.33	0.51
C	0.19	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
h	0.25	0.50
L	0.40	1.27
α	0°	8°

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1982.
3. This drawing conforms to JEDEC Outline MS-013, Variation AA.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020B specification for Small Body Components.

6.3 Land Pattern: 8-Pin Wide Body Stretched SOIC

The figure below illustrates the recommended land pattern details for the Si8921/22 in a 8-Pin Wide Body Stretched SOIC package. The table lists the values for the dimensions shown in the illustration.




Figure 6.3. 8-Pin Wide Body Stretched SOIC Land Pattern

Table 6.3. 8-Pin Wide Body Stretched SOIC Land Pattern Dimensions

Symbol	mm
C1	10.60
E	1.27
X1	0.60
Y1	1.85

Note:

General

1. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.
2. This Land Pattern Design is based on the IPC-7351 guidelines.

Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60µm minimum, all the way around the pad.

Stencil Design

1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
2. The stencil thickness should be 0.125 mm (5 mils).
3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pins.

Card Assembly

1. A No-Clean, Type-3 solder paste is recommended.
2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

6.4 Land Pattern: 8-Pin Narrow Body SOIC

The figure below illustrates the recommended land pattern details for the Si8921/22 in a 8-Pin Narrow Body SOIC package. The table lists the values for the dimensions shown in the illustration.




Figure 6.4. 8-Pin Narrow Body SOIC Land Pattern

Table 6.4. 8-Pin Narrow Body SOIC Land Pattern Dimensions

Symbol	mm
C1	5.40
E	1.27
X1	0.60
Y1	1.55

Note:

1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X173-8N for Density Level B (Median Land Protrusion).
2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.

6.5 Top Marking: 8-Pin Wide Body Stretched SOIC

The figure below illustrates the top markings for the Si8921/22 in a 8-Pin Wide Body Stretched SOIC package. The table explains the top marks shown in the illustration.




Figure 6.5. Si8921 8-Pin Wide Body Stretched SOIC Top Marking

Table 6.5. 8-Pin Wide Body Stretched SOIC Top Mark Explanation

Line 1 Marking:	Customer Part Number	Si892X = Isolator Amplifier Series X = Base part number <ul style="list-style-type: none"> • 1 = Differential output • 2 = Single-ended output S = Input Range: <ul style="list-style-type: none"> • A = ± 62.5 mV • B = ± 250 mV V = Insulation rating: <ul style="list-style-type: none"> • D = 5.0 kV
Line 2 Marking:	TTTTTT = Mfg Code	Manufacturing Code from the Assembly Purchase Order form.
Line 3 Marking:	YY = Year WW = Work Week Circle = 43 mils Diameter Left-Justified	Assigned by the Assembly House. Corresponds to the year and work week of the mold date.

6.6 Top Marking: 8-Pin Narrow Body SOIC

The figure below illustrates the top markings for the Si8921/22 in a 8-Pin Narrow Body SOIC package. The table explains the top marks shown in the illustration.




Figure 6.6. 8-Pin Narrow Body SOIC Top Marking

Table 6.6. 8-Pin Narrow Body SOIC Top Marking Explanation

Line 1 Marking:	Customer Part Number	Si892X = Isolator Amplifier Series X = Base part number <ul style="list-style-type: none"> • 1 = Differential output • 2 = Single-ended output S = Input Range: <ul style="list-style-type: none"> • A = ± 62.5 mV • B = ± 250 mV V = Insulation rating: <ul style="list-style-type: none"> • B = 2.5 kV
Line 2 Marking:	CC = Country of Origin ISO Code Abbreviation YY = Year WW = Work Week	Assigned by the Assembly House. Corresponds to the year and work week of the mold date.
Line 3 Marking:	TTTTTT = Mfg Code Circle = 19.7 mils Diameter Left-Justified	Manufacturing Code from the Assembly Purchase Order form.

7. Revision History

Revision 0.51

June, 2019

- Added section for [Automotive Grade OPNs](#)
- Corrected error in Specified Linear Input Range on page 6.
- Changed DTI Specification on page 11.
- Corrected [Si8922 Pin Diagram](#) on page 20.
- Updated supply currents on page 6.

Revision 0.5


March, 2019

- Updated specifications.
- Added narrow body SOIC-8 package.

Revision 0.1

February, 2018


- Initial release.



Smart.
Connected.
Energy-Friendly.



Products
www.silabs.com/products



Quality
www.silabs.com/quality



Support and Community
community.silabs.com

Disclaimer
Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs product in such unauthorized applications.

Trademark Information
Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR®, Ember®, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, Gecko OS, Gecko OS Studio, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701
USA
<http://www.silabs.com>