

SNAS572C - JANUARY 2012 - REVISED MAY 2013

LMK00101 Ultra-low Jitter LVCMOS Fanout Buffer/Level Translator with Universal Input

Check for Samples: LMK00101

FEATURES

- 10 LVCMOS/LVTTL Outputs, DC to 200 MHz
- Universal Input
 - LVPECL
 - LVDS
 - HCSL
 - SSTL
 - LVCMOS/LVTTL
- Crystal Oscillator Interface
 - Crystal Input Frequency: 10 to 40 MHz
- Output Skew: 6 ps
- Additive Phase Jitter
 - 30 fs at 156.25 MHz (12 kHz to 20 MHz)
- Low Propagation Delay
- Operates with 3.3 or 2.5 V Core Supply Voltage
- Adjustable Output Power Supply
 - 1.5 V, 1.8 V, 2.5 V, and 3.3 V For Each Bank
- 32 pin WQFN Package 5.0 x 5.0 x 0.8 mm

TARGET APPLICATIONS

- LO Reference Distribution for RRU
 Applications
- SONET, Ethernet, Fibre Channel Line Cards
- Optical Transport Networks
- GPON OLT/ONU
- Server and Storage Area Networking
- Medical Imaging
- Portable Test and Measurement
- High-end A/V

DESCRIPTION

The LMK00101 is a high performance, low noise LVCMOS fanout buffer which can distribute 10 ultralow jitter clocks from a differential, single ended, or crystal input. The LMK00101 supports synchronous output enable for glitch free operation. The ultra lowskew, low-jitter, and high PSRR make this buffer ideally suited for various networking, telecom, server and storage area networking, RRU LO reference distribution, medical and test equipment applications.

The core voltage can be set to 2.5 or 3.3 V, while the output voltage can be set to 1.5, 1.8, 2.5 or 3.3 V. The LMK00101 can be easily configured through pin programming.

Bank A -D - CLKout0 ₽ - CLKout1 OSCin Ð - CLKout2 CLKout3 Þ OSCout CLKout4 ₽ CI Kin0 10 LVCMOS CLKin0* Outputs Bank B CLKin1 -D CLKout5 CI Kin1* - CLKout6 ₽ - CLKout7 ⊳ - CLKout8 Ð SEL[1:0] Ð CLKout9 SYNC OF

Functional Block Diagram

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

TEXAS INSTRUMENTS

SNAS572C-JANUARY 2012-REVISED MAY 2013

www.ti.com

Connection Diagram




Figure 1. 32-Pin WQFN Package (Top down view through device)

PIN DESCRIPTIONS

| Pin # | Pin Name | Туре | Description |
|---------------------------|----------|--------|--|
| DAP | DAP | - | The DAP should be grounded |
| 1 | CLKout0 | Output | LVCMOS Output |
| 2, 6 | Vddo | Power | Power Supply for Bank A (CLKout0 to CLKout4) CLKout pins. |
| 19,23 | Vddo | Power | Power Supply for Bank B (CLKout5 to CLKout9) CLKout pins. |
| 3 | CLKout1 | Output | LVCMOS Output |
| 4,9,15,16, 21,25,26,32 | GND | GND | Ground |
| 5 | CLKout2 | Output | LVCMOS Output |
| 7 | CLKout3 | Output | LVCMOS Output |
| 8 | CLKout4 | Output | LVCMOS Output |
| 10 | Vdd | Power | Supply for operating core and input buffer |
| 11 | OSCin | Input | Input for Crystal |
| 12 | OSCout | Output | Output for Crystal |
| 13 | CLKin0 | Input | Input Pin |
| 14 | CLKin0* | Input | Complementary input pin |
| 17 | CLKout5 | Output | LVCMOS Output |
| 18 | CLKout6 | Output | LVCMOS Output |
| 20 | CLKout7 | Output | LVCMOS Output |
| 22 | CLKout8 | Output | LVCMOS Output |
| 24 | CLKout9 | Output | LVCMOS Output |
| 27 | CLKin1* | Input | Complementary Input Pin |
| 28 | CLKin1 | Input | Input Pin |
| 29 | SEL1 | Input | MSB for Input Clock Selection. This pin has an internal pull-down resistor. ⁽¹⁾ |
| 30 | SEL0 | Input | LSB for Input Clock Selection. This pin has an internal pull-down resistor. ⁽¹⁾ |
| 31 | OE | Input | Output Enable. This pin has an internal pull-down resistor. (1) |

(1) CMOS control input with internal pull-down resistor.

SNAS572C - JANUARY 2012 - REVISED MAY 2013

www.ti.com

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾⁽²⁾⁽³⁾

| Parameter | Symbol | Ratings | Units |
|-------------------------------|------------------|-------------------|-------|
| Core Supply Voltage | Vdd | -0.3 to 3.6 | V |
| Output Supply Voltage | Vddo | -0.3 to 3.6 | V |
| Input Voltage | V _{IN} | -0.3 to Vdd + 0.3 | V |
| Storage Temperature Range | T _{STG} | -65 to 150 | °C |
| Lead Temperature (solder 4 s) | TL | +260 | °C |
| Junction Temperature | TJ | +125 | °C |

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.

(2) This device is a high performance integrated circuit with ESD handling precautions. Handling of this device should only be done at ESD protected work stations. The device is rated to a HBM-ESD of > 2.5 kV, a MM-ESD of > 250 V, and a CDM-ESD of > 1 kV.

(3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Min | Тур | Max | Units |
|--------------------------------------|----------------|-------|-----|------|-------|
| Ambient Temperature | T _A | -40 | 25 | 85 | °C |
| Core Supply Voltage | Vdd | 2.375 | 3.3 | 3.45 | V |
| Output Supply Voltage ⁽¹⁾ | Vddo | 1.425 | 3.3 | Vdd | V |

(1) V_{ddo} should be less than or equal to V_{dd} ($V_{ddo} \le V_{dd}$)

PACKAGE THERMAL RESISTANCE

32-Lead WQFN

| Package | Symbols | Ratings | Units |
|--|---------------------|---------|-------|
| Thermal resistance from junction to ambient on 4-layer Jedec board ⁽¹⁾ | θ_{JA} | 50 | ° C/W |
| Thermal resistance from junction to case | $\theta_{JC (DAP)}$ | 20 | ° C/W |

(1) Specification assumes 5 thermal vias connect to die attach pad to the embedded copper plane on the 4-layer Jedec board. These vias play a key role in improving the thermal performance of the QFN. For best thermal dissipation it is recommended that the maximum number of vias be used on the board layout.

(2) Case is defined as the DAP (die attach pad).

SNAS572C - JANUARY 2012 - REVISED MAY 2013



www.ti.com

ELECTRICAL CHARACTERISTICS

 $(2.375 \text{ V} \le \text{Vdd} \le 3.45 \text{ V}, 1.425 \le \text{Vddo} \le \text{Vdd}, -40 \text{ °C} \le \text{T}_{A} \le 85 \text{ °C}$, Differential inputs. Typical values represent most likely parametric norms at Vdd = Vddo = 3.3 V, T_A = 25 °C, at the Recommended Operation Conditions at the time of product characterization and are not ensured). Test conditions are: $\text{F}_{\text{test}} = 100 \text{ MHz}$, Load = 5 pF in parallel with 50 Ω unless otherwise stated.

| Symbol | Parameter | Test Conditions | Min | Тур | Max | Units |
|--------------------------------------|---|--|--------------|----------------------------|------|-------|
| | | Total Device Characteristics | | | | |
| Vdd | Core Supply Voltage | | 2.375 | 2.5 or 3.3 | 3.45 | V |
| Vddo | Output Supply Voltage | | 1.425 | 1.5,1.8, 2.5, or 3.3 | Vdd | V |
| | | No CLKin | | 16 | 25 | mA |
| I _{Vdd} | Core Current | V_{ddo} = 3.3 V, F_{test} = 100 MHz | | 24 | | |
| | | V_{ddo} = 2.5 V, F_{test} = 100 MHz | | 20 | | |
| | | V _{ddo} = 2.5 V, OE = High, F _{test} = 100 MHz | | 5 | | |
| I _{Vddo[n]} | Current for Each Output | V_{ddo} = 3.3 V, OE = High, F _{test} = 100 MHz | | 7 | | mA |
| | | OE = Low | | 0.1 | | |
| I _{Vdd} + I _{Vddo} | Total Device Current with Loads on all | OE = High @ 100 MHz | | 95 | | mA |
| 1000 1 10000 | outputs | OE = Low | | 16 | | |
| | Powe | r Supply Ripple Rejection (PSRR) | | | | |
| PSRR | Ripple Induced Phase Spur Level | 100 kHz, 100 mVpp Ripple Injected on V _{dd} , V _{ddo} = 2.5 V | | -44 | | dBc |
| | | Outputs ⁽¹⁾ | | | | |
| Skew | Output Skew ⁽²⁾ | Measured between outputs, referenced to CLKout0 | | 6 | 25 | ps |
| t _{PD} | Propagation Delay CLKin to CLKout ⁽²⁾ | $C_L = 5 \text{ pF}, \text{ R}_L = 50 \Omega$ $V_{dd} = 3.3 \text{ V}; \text{ V}_{ddo} = 3.3 \text{ V}$ | 0.85 | 1.4 | 2.2 | ns |
| φ | | $C_L = 5 \text{ pF}, R_L = 50 \Omega$ $V_{dd} = 2.5 \text{ V}; V_{ddo} = 1.5 \text{ V}$ | 1.1 | 1.8 | 2.8 | ns |
| t | Part-to-part Skew ^{(2) (3)} | $C_{L} = 5 \text{ pF}, \text{ R}_{L} = 50 \Omega$ $V_{dd} = 3.3 \text{ V}; \text{ V}_{ddo} = 3.3 \text{ V}$ | | | 0.35 | ns |
| t _{PD, PP} | r ando-part onew and | $C_{L} = 5 \text{ pF}, R_{L} = 50 \Omega$ $V_{dd} = 2.5 \text{ V}; V_{ddo} = 1.5 \text{ V}$ | | | 0.6 | ns |
| f _{CLKout} | Output Frequency ⁽⁴⁾ | | DC | | 200 | MHz |
| | | V_{dd} = 3.3 V, V_{ddo} = 1.8 V, C_L = 10 pF | | 250 | | |
| t _{Rise} | Rise/Fall Time | V_{dd} = 2.5 V, V_{ddo} = 2.5 V, C_L = 10 pF | | 275 | | ps |
| | | V_{dd} = 3.3 V, V_{ddo} = 3.3 V, C_L = 10 pF | | 315 | | |
| V _{CLKout} Low | Output Low Voltage | | | | 0.1 | l |
| V _{CLKout} High | Output High Voltage | | Vddo- 0.1 | | | V |
| R _{CLKout} | Output Resistance | | | 50 | | ohm |
| tj | RMS Additive Jitter | f_{CLKout} = 156.25 MHz, CMOS input slew rate ≥ 2 V/ns C _L = 5 pF, BW = 12 kHz to 20 MHz | | 30 | | fs |

(1) AC Parameters for CMOS are dependent upon output capacitive loading

(2) Parameter is specified by design, not tested in production.

(3) Part-to-part skew is calculated as the difference between the fastest and slowest tPD across multiple devices.

(4) Specified by characterization.



ELECTRICAL CHARACTERISTICS (continued)

 $(2.375 \text{ V} \le \text{Vdd} \le 3.45 \text{ V}, 1.425 \le \text{Vddo} \le \text{Vdd}, -40 \text{ }^{\circ}\text{C} \le \text{T}_{A} \le 85 \text{ }^{\circ}\text{C}$, Differential inputs. Typical values represent most likely parametric norms at Vdd = Vddo = 3.3 V, $T_A = 25$ °C, at the Recommended Operation Conditions at the time of product characterization and are not ensured). Test conditions are: $F_{test} = 100$ MHz, Load = 5 pF in parallel with 50 Ω unless otherwise stated.

| Symbol | Parameter | Test Conditions | Min | Тур | Max | Units |
|--------------------|--|--|-------|-----|-------------|-------|
| | Di | igital Inputs (OE, SEL0, SEL1) | | | | |
| V _{Low} | Input Low Voltage | Vdd = 2.5 V | | | 0.4 | |
| M | lanut Link Voltone | Vdd = 2.5 V | 1.3 | | | V |
| V _{High} | Input High Voltage | Vdd = 3.3 V | 1.6 | | | |
| I _{IH} | High Level Input Current | | | | 50 | |
| l _{IL} | Low Level Input Current | | -5 | | 5 | uA |
| | CLKin0/0* and | CLKin1/1* Input Clock Specifications, ^{(5) (6)} | · · · | | | |
| I _{IH} | High Level Input Current | V _{CLKin} = Vdd | | | 20 | uA |
| I _{IL} | Low Level Input Current | V _{CLKin} = 0 V | -20 | | | uA |
| V _{IH} | Input High Voltage | | | | Vdd | V |
| VIL | Input Low Voltage | | GND | | | V |
| | Differential Input Common Mode Input Voltage ⁽⁷⁾ | V _{ID} = 150 mV | 0.5 | | Vdd- 1.2 | v |
| V_{CM} | | V _{ID} = 350 mV | 0.5 | | Vdd- 1.1 | |
| | | V _{ID} = 800 mV | 0.5 | | Vdd- 0.9 | |
| V_{I_SE} | Single-Ended Input Voltage Swing ⁽⁸⁾ | CLKinX driven single-ended (AC or DC coupled), CLKinX* AC coupled to GND or externally biased within V _{CM} range | 0.3 | | 2 | Vpp |
| V _{ID} | Differential Input Voltage Swing | CLKin driven differentially | 0.15 | | 1.5 | V |
| | • | OSCin/OSCout Pins | | | | + |
| f _{OSCin} | Input Frequency ⁽⁹⁾ | Single-Ended Input, OSCout floating | DC | | 200 | MHz |
| f _{XTAL} | Crystal Frequency Input Range | Fundamental Mode Crystal ESR < 200 Ω (f _{Xtal} ≤ 30 MHz) ESR < 120 Ω (f _{Xtal} > 30 MHz) ⁽¹⁰⁾ (⁹⁾ | 10 | | 40 | MHz |
| C _{OSCin} | Shunt Capacitance | | | 1 | | pF |
| VIH | Input High Voltage | Single-Ended Input, OSCout floating | | | 2.5 | V |

(5)


See Differential Voltage Measurement Terminology for definition of V_{ID} and V_{OD}. Refer to application note AN-912 Common Data Transmission Parameters and their Definitions (literature number SNLA036) for more (6) information.

When using differential signals with V_{CM} outside of the acceptable range for the specified V_{ID}, the clock must be AC coupled.


Parameter is specified by design, not tested in production. (8)

(9) Specified by characterization.


(10) The ESR requirements stated are what is necessary in order to ensure that the Oscillator circuitry has no start up issues. However, lower ESR values for the crystal might be necessary in order to stay below the maximum power dissipation requirements for that crystal.



Submit Documentation Feedback



TYPICAL PERFORMANCE CHARACTERISTICS



Vddo = 2.5 V Vddo = 3.3 V Cload = 10 pF CURRENT (mA) 10 5 0 0 50 100 150 200 250 FREQUENCY (MHz) Figure 6.



www.ti.com



MEASUREMENT DEFINITIONS

Differential Voltage Measurement Terminology


The differential voltage of a differential signal can be described by two different definitions causing confusion when reading datasheets or communicating with other engineers. This section will address the measurement and description of a differential signal so that the reader will be able to understand and discern between the two different definitions when used.

The first definition used to describe a differential signal is the absolute value of the voltage potential between the inverting and non-inverting signal. The symbol for this first measurement is typically V_{ID} or V_{OD} depending on if an input or output voltage is being described.

The second definition used to describe a differential signal is to measure the potential of the non-inverting signal with respect to the inverting signal. The symbol for this second measurement is V_{SS} and is a calculated parameter. Nowhere in the IC does this signal exist with respect to ground, it only exists in reference to its differential pair. V_{SS} can be measured directly by oscilloscopes with floating references, otherwise this value can be calculated as twice the value of V_{OD} as described in the first section

Figure 7 illustrates the two different definitions side-by-side for inputs and Figure 8 illustrates the two different definitions side-by-side for outputs. The V_{ID} and V_{OD} definitions show V_A and V_B DC levels that the non-inverting and inverting signals toggle between with respect to ground. V_{SS} input and output definitions show that if the inverting signal is considered the voltage potential reference, the non-inverting signal voltage potential is now increasing and decreasing above and below the non-inverting reference. Thus the peak-to-peak voltage of the differential signal can be measured.

 V_{ID} and V_{OD} are often defined in volts (V) and V_{SS} is often defined as volts peak-to-peak (V_{PP}).








Figure 8. Two Different Definitions for Differential Output Signals



FUNCTIONAL DESCRIPTION

The LMK00101 is a 10 output LVCMOS clock fanout buffer with low additive jitter that can operate up to 200 MHz. It features a 3:1 input multiplexer with a crystal oscillator input, single supply or dual supply (lower power) operation, and pin-programmable device configuration. The device is offered in a 32-pin WQFN package.

V_{dd} and V_{ddo} Power Supplies

Separate core and output supplies allow the output buffers to operate at the same supply as the Vdd core supply (3.3 V or 2.5 V) or from a lower supply voltage (3.3 V, 2.5 V, 1.8 V, or 1.5 V). Compared to single-supply operation, dual supply operation enables lower power consumption and output-level compatibility.

Bank A (CLKout0 to CLKout4) and Bank B (CLKout5 to CLKout9) may also be operated at different V_{ddo} voltages, provided neither V_{ddo} voltage exceeds V_{dd} .

NOTE

Care should be taken to ensure the V_{ddo} voltage does not exceed the Vdd voltage to prevent turning-on the internal ESD protection circuitry.

DO NOT DISCONNECT OR GROUND ANY OF THE V_{ddo} **PINS** as the V_{ddo} pins are internally connected within an output bank.

CLOCK INPUTS

The LMK00101 has three different inputs, CLKin0/CLKin0*, CLKin1/CLKin1*, and OSCin that can be driven in different manners that are described in the following sections.

SELECTION OF CLOCK INPUT

Clock input selection is controlled using the SEL0 and SEL1 pins as shown in Table 1. Refer to Driving the Clock Inputs for clock input requirements. When CLKin0 or CLKin1 is selected, the crystal circuit is powered down. When OSCin is selected, the crystal oscillator will start-up and its clock will be distributed to all outputs. Refer to Crystal Interface for more information. Alternatively, OSCin may be driven by a single ended clock, up to 200 MHz, instead of a crystal.

| SEL1 | SEL0 | Input |
|------|------|-------------------------|
| 0 | 0 | CLKin0, CLKin0* |
| 0 | 1 | CLKin1, CLKin1* |
| 1 | Х | OSCin (Crystal Mode) |

Table 1. Input Selection

CLKin/CLKin* Pins

The LMK00101 has two differential inputs (CLKin0/CLKin0* and CLKin1/CLKin1*) that can be driven singleended or differentially. They can accept AC or DC coupled 3.3V/2.5V LVPECL, LVDS, or other differential and singled ended signals that meet the input requirements under the "CLKin0/0* and CLKin1/1* Input Clock Specifications" portion of the ELECTRICAL CHARACTERISTICS and ⁽¹⁾. Refer to Driving the Clock Inputs for more details on driving the LMK00101 inputs.

In the event that a Crystal mode is not selected and the CLKin pins do not have an AC signal applied to them, Table 2 following will be the state of the outputs.

(1) When using differential signals with V_{CM} outside of the acceptable range for the specified V_{ID} , the clock must be AC coupled.



SNAS572C – JANUARY 2012 – REVISED MAY 2013

| Table 2. OLIVITY input V3. Output Olates | | | |
|--|------------|--------------|--|
| CLKinX | CLKinX* | Output State | |
| Open | Open | Logic Low | |
| Logic Low | Logic Low | Logic Low | |
| Logic High | Logic Low | Logic High | |
| Logic Low | Logic High | Logic Low | |

 Table 2. CLKinX Input vs. Output States

OSCin/OSCout Pins

The LMK00101 has a crystal oscillator which will be powered up when OSCin is selected. Alternatively, OSCin may be driven by a single ended clock, up to 200 MHz, instead of a crystal. Refer to Crystal Interface for more information.

If Crystal mode is selected and the pins do not have an AC signal applied to them, Table 3 will be the state of the outputs. If Crystal mode is selected an open state is not allowed on OSCin, as the outputs may oscillate due to the crystal oscillator circuitry.

| OSCin | Output State |
|------------|--------------|
| Open | Not Allowed |
| Logic Low | Logic High |
| Logic High | Logic Low |

CLOCK OUTPUTS

The LMK00101 has 10 LVCMOS outputs.

Output Enable Pin

When the output enable pin is held High, the outputs are enabled. When it is held Low, the outputs are held in a Low state as shown in Table 4.

Table 4. Output Enable Pin States

| OE | Outputs |
|------|-----------------|
| Low | Disabled (Hi-Z) |
| High | Enabled |

The OE pin is synchronized to the input clock to ensure that there are no runt pulses. When OE is changed from Low to High, the outputs will initially have an impedance of about 400 Ω to ground until the second falling edge of the input clock. Starting with the second falling edge of the input clock, the outputs will buffer the input. If the OE pin is taken from Low to High when there is no input clock present, the outputs will either go High or Low and stay a that state; they will not oscillate. When the OE pin is taken from High to Low the outputs will become Low after the second falling edge of the clock input and then will go to a Disabled (Hi-Z) state starting after the next rising edge.

Using Less than Ten Outputs

Although the LMK00101 has 10 outputs, not all applications will require all of these. In this case, the unused outputs should be left floating with a minimum copper length to minimize capacitance. In this way, this output will consume minimal output current because it has no load.

NOTE

For best soldering practices, the minimum trace length should extend to include the pin solder mask. This way during reflow, the solder has the same copper area as connected pins. This allows for good, uniform fillet solder joints helping to keep the IC level during reflow.

LMK00101

SNAS572C - JANUARY 2012 - REVISED MAY 2013



www.ti.com

APPLICATION INFORMATION

Driving the Clock Inputs

The LMK00101 has two differential inputs (CLKin0/CLKin0* and CLKin1/CLKin1*) that can accept AC or DC coupled 3.3V/2.5V LVPECL, LVDS, and other differential and single ended signals that meet the input requirements specified in ELECTRICAL CHARACTERISTICS. The device can accept a wide range of signals due to its wide input common mode voltage range (V_{CM}) and input voltage swing (V_{ID})/dynamic range. AC coupling may also be employed to shift the input signal to within the V_{CM} range.

To achieve the best possible phase noise and jitter performance, it is recommended that the input have a high slew rate of 2 V/ns(differential) or higher. Driving the input with a lower slew rate will degrade the noise floor and jitter. For this reason, a differential input signal is recommended over single-ended because it typically provides higher slew rate and common-mode noise rejection.

While it is recommended to drive the CLKin/CLKin* pair with a differential signal input, it is possible to drive it with a single-ended clock provided it conforms to the Single-Ended Input specifications for CLKin pins listed in the Electrical Characteristics. For large single-ended input signals, such as 3.3V or 2.5V LVCMOS, a 50 Ω load resistor should be placed near the input for signal attenuation to prevent input overdrive as well as for line termination to minimize reflections. The CLKin input has an internal bias voltage of about 1.4 V, so the input can be AC coupled as shown in Figure 9. The output impedance of the LVCMOS driver plus Rs should be close to 50 Ω to match the characteristic impedance of the transmission line and load termination.




Figure 9. Preferred Configuration: Single-Ended LVCMOS Input, AC Coupling, Near and Far End Termination

A single-ended clock may also be DC coupled to CLKinX as shown in Figure 10. A 50- Ω load resistor should be placed near the CLKinX input for signal attenuation and line termination. Because half of the single-ended swing of the driver (V_{O,PP} / 2) drives CLKinX, CLKinX* should be externally biased to the midpoint voltage of the attenuated input swing ((V_{O,PP} / 2) × 0.5). The external bias voltage should be within the specified input common voltage (V_{CM}) range. This can be achieved using external biasing resistors in the k Ω range (R_{B1} and R_{B2}) or another low-noise voltage reference. This will ensure the input swing crosses the threshold voltage at a point where the input slew rate is the highest.




Figure 10. Single-Ended LVCMOS Input, DC Coupling with Common Mode Biasing



SNAS572C - JANUARY 2012 - REVISED MAY 2013

If the crystal oscillator circuit is not used, it is possible to drive the OSCin input with an single-ended external clock as shown in Figure 11. The input clock should be AC coupled to the OSCin pin, which has an internally generated input bias voltage, and the OSCout pin should be left floating. While OSCin provides an alternative input to multiplex an external clock, it is recommended to use either differential input (CLKinX) since it offers higher operating frequency, better common mode, improved power supply noise rejection, and greater performance over supply voltage and temperature variations.




Figure 11. Driving OSCin with a Single-Ended External Clock

Crystal Interface

The LMK00101 has an integrated crystal oscillator circuit that supports a fundamental mode, AT-cut crystal. The crystal interface is shown in Figure 12.




Figure 12. Crystal Interface

The load capacitance (C_L) is specific to the crystal, but usually on the order of 18 to 20 pF. While C_L is specified for the crystal, the OSCin input capacitance ($C_{IN} = 1$ pF typical) of the device and PCB stray capacitance ($C_{STRAY} \sim 1$ to 3 pF) can affect the discrete load capacitor values, C_1 and C_2 . For the parallel resonant circuit, the discrete capacitor values can be calculated as follows:

$$C_{L} = (C_{1} * C_{2}) / (C_{1} + C_{2}) + C_{IN} + C_{STRAY}$$
(1)

Typically, $C_1 = C_2$ for optimum symmetry, so Equation 1 can be rewritten in terms of C_1 only:

 $C_{L} = C_{1}^{2} / (2 * C_{1}) + C_{IN} + C_{STRAY}$ (2)

Finally, solve for C_1 :

$$C_{1} = (C_{L} - C_{IN} - C_{STRAY}) * 2$$
(3)

ELECTRICAL CHARACTERISTICS provides crystal interface specifications with conditions that ensure start-up of the crystal, but it does not specify crystal power dissipation. The designer will need to ensure the crystal power dissipation does not exceed the maximum drive level specified by the crystal manufacturer. Overdriving the crystal can cause premature aging, frequency shift, and eventual failure. Drive level should be held at a sufficient level necessary to start-up and maintain steady-state operation.

LMK00101

SNAS572C - JANUARY 2012 - REVISED MAY 2013

Texas Instruments

www.ti.com

(4)

The power dissipated in the crystal, $\mathsf{P}_{\mathsf{XTAL}},$ can be computed by:

 $P_{XTAL} = I_{RMS}^{2} * R_{ESR} * (1 + C_0 / C_L)^2$

Where:

- I_{RMS} is the RMS current through the crystal.
- R_{ESR} is the maximum equivalent series resistance specified for the crystal.
- C_{L} is the load capacitance specified for the crystal.
- C₀ is the minimum shunt capacitance specified for the crystal.

 I_{RMS} can be measured using a current probe (e.g. Tektronix CT-6 or equivalent) placed on the leg of the crystal connected to OSCout with the oscillation circuit active.

As shown in Figure 12, an external resistor, R_{LIM}, can be used to limit the crystal drive level if necessary. If the power dissipated in the selected crystal is higher than the drive level specified for the crystal with R_{LIM} shorted, then a larger resistor value is mandatory to avoid overdriving the crystal. However, if the power dissipated in the crystal is less than the drive level with R_{LIM} shorted, then a zero value for R_{LIM} can be used. As a starting point, a suggested value for R_{LIM} is 1.5 kΩ

Power Supply Ripple Rejection

In practical system applications, power supply noise (ripple) can be generated from switching power supplies, digital ASICs or FPGAs, etc. While power supply bypassing will help filter out some of this noise, it is important to understand the effect of power supply ripple on the device performance. When a single-tone sinusoidal signal is applied to the power supply of a clock distribution device, such as LMK00101, it can produce narrow-band phase modulation as well as amplitude modulation on the clock output (carrier). In the singleside band phase noise spectrum, the ripple-induced phase modulation appears as a phase spur level relative to the carrier (measured in dBc).

For the LMK00101, power supply ripple rejection (PSRR), was measured as the single-sideband phase spur level (in dBc) modulated onto the clock output when a ripple signal was injected onto the V_{ddo} supply. The PSRR test setup is shown in Figure 13.




Figure 13. PSRR Test Setup

A signal generator was used to inject a sinusoidal signal onto the V_{ddo} supply of the DUT board, and the peak-topeak ripple amplitude was measured at the V_{ddo} pins of the device. A limiting amplifier was used to remove amplitude modulation on the differential output clock and convert it to a single-ended signal for the phase noise analyzer. The phase spur level measurements were taken for clock frequencies of 100 MHz under the following power supply ripple conditions:

- Ripple amplitude: 100 mVpp on V_{ddo} = 2.5 V
- Ripple frequency: 100 kHz

Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows:

DJ (ps pk-pk) = [(2 * $10^{(PSRR/20)}) / (\pi * f_{clk})] * 10^{12}$

(5)



Power Supply Bypassing

The V_{dd} and V_{ddo} power supplies should have a high frequency bypass capacitor, such as 100 pF, placed very close to each supply pin. Placing the bypass capacitors on the same layer as the LMK00101 improves input sensitivity and performance. All bypass and decoupling capacitors should have short connections to the supply and ground plane through a short trace or via to minimize series inductance.

Thermal Management

For reliability and performance reasons the die temperature should be limited to a maximum of 125 °C. That is, as an estimate, T_A (ambient temperature) plus device power consumption times θ_{JA} should not exceed 125 °C.

The package of the device has an exposed pad that provides the primary heat removal path as well as excellent electrical grounding to a printed circuit board. To maximize the removal of heat from the package a thermal land pattern including multiple vias to a ground plane must be incorporated on the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package.

A recommended land and via pattern is shown in Figure 14. More information on soldering WQFN (formerly referred to as LLP) packages and gerber footprints can be obtained: http://www.ti.com/packaging

To minimize junction temperature it is recommended that a simple heat sink be built into the PCB (if the ground plane layer is not exposed). This is done by including a copper area of about 2 square inches on the opposite side of the PCB from the device. This copper area may be plated or solder coated to prevent corrosion but should not have conformal coating (if possible), which could provide thermal insulation. The vias shown in Figure 14 should connect these top and bottom copper layers and to the ground layer. These vias act as "heat pipes" to carry the thermal energy away from the device side of the board to where it can be more effectively dissipated.




Figure 14. Recommended Land and Via Pattern

NSTRUMENTS

Texas

REVISION HISTORY

| C | hanges from Revision B (April 2013) to Revision C Pag | ge |
|---|--|----|
| • | Deleted optional from CLKin1* pin description. Changed complimentary to complementary. | 2 |
| • | Added not tested in production to specified by design table note. | 4 |
| • | Added max limit to Output Skew parameter and added tablenote to parameter in Electrical Characteristics Table | 4 |
| • | Changed typical value for both conditions of Propagation Delay in the Electrical Characteristics Table | 4 |
| • | Added Min/Max limits to both conditions of Propagation Delay parameter in Electrical Characteristics Table. | 4 |
| • | Changed both Max values of each Part-to-part Skew condition in Electrical Characteristics Table. | 4 |
| • | Changed unit value for the first condition of Part-to-part Skew from ps to ns in the Electrical Characteristics Table | 4 |
| • | Changed the Typ value of each Rise/Fall Time condition in the Electrical Characteristics Table | 4 |
| • | Added not tested in production to specified by design table note. | 5 |
| • | Deleted VIL table note. | |
| • | Added V _{I SE} parameter and spec limits with corresponding table note to Electrical Characteristics Table. | |
| • | Changed third paragraph in Driving the Clock Inputs section to include CLKin* and LVCMOS text. Removed extra references to other figures. Revised to better correspond with information in Electrical Characteristics Table. | 10 |
| • | Deleted Figure 10 (Near End termination) and Figure 11 (Far End termination) from Driving the Clock Inputs section 1 | 10 |
| • | Changed bypass cap text with signal attenuation text in fourth paragraph of Driving the Clock Inputs. | 10 |
| • | Changed Single-Ended LVCMOS Input, DC Coupling with Common Mode Biasing image with revised graphic | 10 |
| • | Deleted two sentences in reference to two deleted images. | 11 |



6-Feb-2020

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|---------|----------------------------|------------------|--------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| LMK00101SQ/NOPB | ACTIVE | WQFN | RTV | 32 | 1000 | Green (RoHS & no Sb/Br) | SN | Level-1-260C-UNLIM | -40 to 85 | K00101 | Samples |
| LMK00101SQE/NOPB | ACTIVE | WQFN | RTV | 32 | 250 | Green (RoHS & no Sb/Br) | SN | Level-1-260C-UNLIM | -40 to 85 | K00101 | Samples |
| LMK00101SQX/NOPB | ACTIVE | WQFN | RTV | 32 | 2500 | Green (RoHS & no Sb/Br) | SN | Level-1-260C-UNLIM | -40 to 85 | K00101 | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



6-Feb-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| • | *All dimensions are nominal | | | | | | | | | | | | |
|---|-----------------------------|------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| | Device | | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| | LMK00101SQ/NOPB | WQFN | RTV | 32 | 1000 | 178.0 | 12.4 | 5.3 | 5.3 | 1.3 | 8.0 | 12.0 | Q1 |
| | LMK00101SQE/NOPB | WQFN | RTV | 32 | 250 | 178.0 | 12.4 | 5.3 | 5.3 | 1.3 | 8.0 | 12.0 | Q1 |
| | LMK00101SQX/NOPB | WQFN | RTV | 32 | 2500 | 330.0 | 12.4 | 5.3 | 5.3 | 1.3 | 8.0 | 12.0 | Q1 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

24-May-2017



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LMK00101SQ/NOPB | WQFN | RTV | 32 | 1000 | 210.0 | 185.0 | 35.0 |
| LMK00101SQE/NOPB | WQFN | RTV | 32 | 250 | 210.0 | 185.0 | 35.0 |
| LMK00101SQX/NOPB | WQFN | RTV | 32 | 2500 | 367.0 | 367.0 | 35.0 |


RTV0032A



PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RTV0032A

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RTV0032A

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated