



TPA3007D1

SLOS418D-SEPTEMBER 2003-REVISED MARCH 2008

6.5-W MONO CLASS-D AUDIO POWER AMPLIFIER

FEATURES

- 6.5 W Into 8-Ω Load From 12-V Supply (10% THD+N)
- Short Circuit Protection (Short to V_{CC}, Short to GND, Short Between Outputs)
- Third-Generation Modulation Technique:
 - Replaces Large LC Filter With Small, Low-Cost Ferrite Bead Filter in Most Applications
 - Improved Efficiency
 - Improved SNR
- Low Supply Current ... mA Typ at 12 V
- Shutdown Control ... < 1µA Typ

APPLICATIONS

- LCD Monitors/TVs
- Desktop Replacement Notebook PCs
- Hands-Free Car Kits
- Powered Speakers


DESCRIPTION

The TPA3007D1 is a 6.5-W mono bridge-tied load (BTL) class-D audio power amplifier with high efficiency, eliminating the need for heat sinks. The TPA3007D1 can drive $8-\Omega$ speakers with only a ferrite bead filter required to reduce EMI.

The gain of the amplifier is controlled by two input terminals, GAIN1 and GAIN0. This allows the amplifier to be configured for a gain of 12, 18, 23.6, and 36 dB. The differential input stage provides high common mode rejection and improved power supply rejection.

The amplifier also includes "de-pop" circuitry to reduce the amount of pop at power-up and when cycling SHUTDOWN.

The TPA3007D1 is available in the 24-pin TSSOP package (PW) and does not require an external heat sink.



Functional Schematic Diagram

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

AA)

TPA3007D1

SLOS418D-SEPTEMBER 2003-REVISED MARCH 2008





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

AVAILABLE OPTIONS

.	PACKAGED DEVICES
I _A	TSSOP (PW) ⁽¹⁾
-40°C to 85°C	TPA3007D1PW

(1) The PW package is available taped and reeled. To order a taped and reeled part, add the suffix R to the part number (e.g., TPA3007D1PWR).

LEAD (PB)-FREE AND GREEN ORDERING INFORMATION

ORDERED DEVICE	STATUS ⁽¹⁾	ECO-STATUS ⁽²⁾
TPA3007D1PWRG4	ACTIVE	Pb-Free and Green

(1) The marketing status values are defined as follows:

ACTIVE: This device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.


PREVIEW: Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued production of the device.

(2) Eco-Status information – Additional details including specific material content can be accessed at www.ti.com/leadfree **N/A:** Not yet available Lead (Pb)-Free; for estimated conversion dates, go to www.ti.com/leadfree.

Pb-Free: TI defines "Lead (Pb)-Free" or "Pb-Free" to mean RoHS compatible, including a lead concentration that does not exceed 0.1% of total product weight, and, if designed to be soldered, suitable for use in specified lead-free soldering processes.

Green: TI defines "Green" to mean Lead (Pb)-Free and in addition, uses package materials that do not contain halogens, including bromine (Br), or antimony (Sb) above 0.1% of total product weight.






Terminal Functions

TERMINAL		1/0	DECODIDION	
NAME	NO.	I/O	DESCRIPTION	
AGND	18, 19		Analog ground terminal	
BSN	8	I	Bootstrap terminal for high-side gate drive of negative BTL output (connect a 0.22 μF capacitor with a 51 Ω resistor in series from OUTN to BSN)	
BSP	17	I	Bootstrap terminal for high-side gate drive of positive BTL output (connect a 0.22 μF capacitor with a 51 Ω resistor in series from OUTP to BSP)	
BYPASS	22	I	Connect 1 μ F capacitor to ground for BYPASS voltage filtering	
COSC	21	I	Connect a 220 pF capacitor to ground to set oscillation frequency	
GAIN0	3	I	Bit 0 of gain control (see Table 2 for gain settings)	
GAIN1	4	I	Bit 1 of gain control (see Table 2 for gain settings)	
INN	1	I	Negative differential input	
INP	2	I	Positive differential input	
OUTN	10, 11	0	Negative BTL output, connect Schottky diode from PGND to OUTN for short-circuit protection	
OUTP	14, 15	0	Positive BTL output, connect Schottky diode from PGND to OUTP for short-circuit protection	
PGND	6, 12, 13		Power ground	
PV _{CC}	9, 16	I	High-voltage power supply (for output stages)	
ROSC	20	I	Connect 120 k Ω resistor to ground to set oscillation frequency	
SHUTDOWN	5	I	Shutdown terminal (active low), TTL compatible, 21-V compliant	
V _{CC}	24	I	Analog high-voltage power supply	
VCLAMP	7	0	Connect 1 μ F capacitor to ground to provide reference voltage for H-bridge gates	
VREF	23	0	5-V internal regulator for control circuitry (connect a 0.1 μ F to 1 μ F capacitor to ground)	

Functional Block Diagram





ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		UNIT
Supply voltage: V	V _{CC,} PV _{CC}	-0.3 V to 21 V
Load impedance	, R _L	≥7Ω
Input voltage	SHUTDOWN	–0.3 V to V _{CC} + 0.3 V
	GAIN0, GAIN1	–0.3 V to 5.5 V
INN, INP		–0.3 V to 7 V
Continuous total	power dissipation	See Dissipation Rating Table
Operating free-a	ir temperature range, T _A	−40°C to 85°C
Operating junction temperature range, T _J		–40°C to 150°C
Storage temperature range, T _{stg}		–65°C to 150°C
Lead temperatur	e 1,6 mm (1/16 inch) from case for 10 seconds	260°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C	DERATING FACTOR	T _A = 70°C	T _A = 85°C
PW	1.43 W	11.45 mW/°C ⁽¹⁾	0.915 W	0.744 W

(1) Based on High-K board

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
Supply voltage, V _{CC} , PV _{CC}	R _L ≥ 7.0Ω ⁽¹⁾	8	18	V
Load impedance, R _L		7.0		Ω
High-level input voltage, V _{IH}	GAIN0, GAIN1, SHUTDOWN	2		V
Low-level input voltage, VIL	GAIN0, GAIN1, SHUTDOWN		0.8	V
Operating free-air temperature, T _A		-40	85	°C
Operating junction temperature, $T_J^{(2)}$			125	°C

(1) The TPA3007D1 must not be used with any speaker or load (including speaker with output filter) that could vary below 7.0Ω over the audio frequency band.

(2) Continuous operation above the recommended junction temperature may result in reduced reliability and/or lifetime of the device. The junction temperature is controlled by the thermal design of the application and should be carefully considered in high power dissipation applications. See the *thermal considerations* section on page 14 for recommendations on improving the thermal performance of your application.

ELECTRICAL CHARACTERISTICS

 T_A = 25°C, PV_{CC} = V_{CC} = 12 V (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Output offset voltage (measured	V _I = 0 V, A _V = 12 dB, 18, 23.6 dB			50	mV
IV _{os} differentially)		V _I = 0 V, A _V = 36 dB			100	mv
PSRR	Power supply rejection ratio	PV _{CC} = 11.5 V to 12.5 V		-73		dB
I _{IH}	High-level input current	$PV_{CC} = 12 V, V_I = PV_{CC}$			1	μΑ
I _{IL}	Low-level input current	$PV_{CC} = 12 V, V_{I} = 0 V$			1	μΑ
		SHUTDOWN = 2.0 V, No load		8	15	mA
I _{CC}	Supply current	$\label{eq:shutdown} \frac{\text{SHUTDOWN}}{\text{R}_{\text{L}}=8\Omega} = \text{V}_{\text{CC}}, \ \text{V}_{\text{CC}}=\text{18 V}, \ \text{P}_{\text{O}}=\text{6.5 W},$		0.42		А
I _{CC(SD)}	Supply current, shutdown mode	SHUTDOWN = 0.8 V		1	2	μΑ
f _s	Switching frequency	R_{OSC} = 120 k Ω , C_{OSC} = 220 pF		250		kHz
r _{ds(on)}	Output transistor on resistance (total)	$I_{O} = 1 \text{ A}, \text{T}_{\text{J}} = 25^{\circ}\text{C}$			1.4	Ω
		GAIN1 = 0.8 V, GAIN0 = 0.8 V	10.9	12	12.8	dB
0	Coin	GAIN1 = 0.8 V, GAIN0 = 2 V	17.1	18	18.5	dB
G	Gain	GAIN1 = 2 V, GAIN0 = 0.8 V	23	23.6	24.3	dB
		GAIN1 = 2 V, GAIN0 = 2 V	34.7	35.5	36.3	dB

OPERATING CHARACTERISTICS

 $PV_{CC} = V_{CC} = 12 V$, Gain = 12 dB, T_A= 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
P	Continuous output power at 10% THD+N	$f = 1 \text{ kHz}, R_L = 8\Omega$	6.5	- W
P _O Continuous output power at 1% THD+N		$f = 1 \text{ kHz}, R_L = 8\Omega$	5.0	VV
THD + N	Total harmonic distortion plus noise	$P_0 = 3.25 \text{ W}, \text{ R}_L = 8 \Omega, \text{ f} = 1 \text{ kHz}$	0.19 %	
B _{OM}	Maximum output power bandwidth	THD = 1%	20	kHz
k _{SVR}	Supply ripple rejection ratio	$f = 1 \text{ kHz}, C_{(BYPASS)} = 1 \mu F$	-70	dB
SNR	Signal-to-noise ratio	$P_O = 3.25 \text{ W}, \text{ R}_L = 8 \Omega$	97	dB
		$C_{(BYPASS)} = 1 \ \mu F$, f = 20 Hz to 22 kHz, No weighting filter	86	μV (rms)
V		used	81	dBV
Vn	Noise output voltage		66	μV (rms)
		$C_{(BYPASS)} = 1 \ \mu F$, f = 20 Hz to 22 kHz, A-weighted filter	84	dBV
ZI	Input impedance	See Table 2, page 14	> 23	kΩ

OPERATING CHARACTERISTICS

 $PV_{CC} = V_{CC} = 18$ V, Gain = 12 dB, T_A= 25°C (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
THD + N	Total harmonic distortion plus noise	$P_{O} = 3.25 \text{ W}, R_{L} = 8 \Omega, f = 1 \text{ kHz}$		0.16%		
B _{OM}	Maximum output power bandwidth	THD = 1%		20		kHz
k _{SVR}	Supply ripple rejection ratio	$f = 1 \text{ kHz}, C_{\text{BYPASS}} = 1 \mu\text{F}$		-70		dB
SNR	Signal-to-noise ratio	$P_O = 3.25 \text{ W}, R_L = 8\Omega$		97		dB
		$C_{(\text{BYPASS})}$ = 1 $\mu\text{F},$ f = 20 Hz to 20 kHz, No weighting filter used		86		μV(rms)
V				81		dBV
Vn	Noise output voltage	$C_{(BYPASS)} = 1 \ \mu F$, f = 20 Hz to 22 kHz, A-weighted		66		μV(rms)
		filter		84		dBV
ZI	Input impedance	See Table 2, page 14		>23		kΩ




TYPICAL CHARACTERISTICS

Table	1.	Table	of	Graphs
I GOIO	•••	Iabio	•••	Ciapilo


			FIGURE
	Efficiency	vs Output power	1
Po	Output power	vs Supply Voltage	2
I _{CC}	Supply current		3
I _{CC(SD)}	Shutdown current	vs Supply voltage	4
THD+N Total harmonic distortion + noise	Total harmonic distortion + noise	vs Output power	5, 6
		vs Frequency	7, 8
k _{SVR}	Supply voltage rejection ratio		9
	Gain and phase	vs Frequency	10
CMRR	Common-mode rejection ratio		11
V _{IO}	Input offset voltage	vs Common-mode input voltage	12


















APPLICATION INFORMATION

APPLICATION CIRCUIT




Figure 13. Typical Application Circuit

CLASS-D OPERATION

This section focuses on the class-D operation of the TPA3007D1.

TRADITIONAL CLASS-D MODULATION SCHEME

The traditional class-D modulation scheme, which is used in the TPA032D0x family, has a differential output where each output is 180 degrees out of phase and changes from ground to the supply voltage, V_{CC} . Therefore, the differential pre-filtered output varies between positive and negative V_{CC} , where filtered 50% duty cycle yields 0 V across the load. The traditional class-D modulation scheme with voltage and current waveforms is shown in Figure 14. Note that even at an average of 0 V across the load (50% duty cycle), the current to the load is high, causing high loss, thus causing a high supply current.




Figure 14. Traditional Class-D Modulation Scheme's Output Voltage and Current Waveforms Into an Inductive Load With No Input

TPA3007D1 MODULATION SCHEME

The TPA3007D1 uses a modulation scheme that still has each output switching from ground to V_{CC} . However, OUTP and OUTN are now in phase with each other with no input. The duty cycle of OUTP is greater than 50% and OUTN is less than 50% for positive output voltages. The duty cycle of OUTP is less than 50% and OUTN is greater than 50% for negative output voltages. The voltage across the load is 0 V throughout most of the switching period, greatly reducing the switching current, which reduces any I²R losses in the load. (See Figure 15).

TPA3007D1

SLOS418D-SEPTEMBER 2003-REVISED MARCH 2008






Figure 15. The TPA3007D1 Output Voltage and Current Waveforms Into an Inductive Load

DRIVING THE OUTPUT INTO CLIPPING

The output of the TPA3007D1 may be driven into clipping to attain a higher output power than is possible with no distortion. Clipping is typically quantified by a THD measurement of 10%. The amount of additional power into the load may be calculated with Equation 1.

 $P_{O(10\% \text{ THD})} = P_{O(1\% \text{ THD})} \times 1.25$

(1)

OUTPUT FILTER CONSIDERATIONS

A ferrite bead filter (shown in Figure 16) should be used in order to pass FCC and/or CE radiated emissions specifications and if a frequency sensitive circuit operating higher than 1 MHz is nearby. The ferrite filter reduces EMI around 1 MHz and higher (FCC and CE only test radiated emissions greater than 30 MHz). When selecting a ferrite bead, choose one with high impedance at high frequencies, but very low impedance at low frequencies.

Use an additional LC output filter if there are low frequency (<1 MHz) EMI sensitive circuits and/or there are long wires (greater than 11 inches) from the amplifier to the speaker, as shown in Figure 17.




Figure 16. Typical Ferrite Chip Bead Filter (Chip bead example: Fair-Rite 2512067007Y3)




Figure 17. Typical LC Output Filter for 8-Ω Speaker, Cutoff Frequency of 41 kHz

SHORT-CIRCUIT PROTECTION

The TPA3007D1 has short circuit protection circuitry on the outputs that prevents damage to the device during output-to-output shorts, output-to-GND shorts, and output-to- V_{CC} shorts. When a short-circuit is detected on the outputs, the part immediately disables the output drive and enters into shutdown mode. This is a latched fault and must be reset by cycling the voltage on the SHUTDOWN pin to a logic low and back to the logic high state for normal operation. This clears the short-circuit flag and allow for normal operation if the short was removed. If the short was not removed, the protection circuitry again activates.

Two Schottky diodes are required to provide short-circuit protection. The diodes should be placed as close to the TPA3007D1 as possible, with the anodes connected to PGND and the cathodes connected to OUTP and OUTN as shown in the application circuit schematic. The diodes should have a forward voltage rating of 0.5 V at a minimum of 1A output current and a dc blocking voltage rating of at least 30 V. The diodes must also be rated to operate at a junction temperature of 150°C.

If short-circuit protection is not required, the Schottky diodes may be omitted.

THERMAL PROTECTION

Thermal protection on the TPA3007D1 prevents damage to the device when the internal die temperature exceeds 150° C. There is a $\pm 15^{\circ}$ C tolerance on this trip point from device to device. Once the die temperature exceeds the thermal set point, the device enters into the shutdown state and the outputs are disabled. This is not a latched fault. The thermal fault is cleared once the temperature of the die is reduced by 15° C. The device begins normal operation at this point with no external system interaction.

IFXAS

(2)

(3)

THERMAL CONSIDERATION: OUTPUT POWER AND RECOMMENDED AMBIENT TEMPERATURE

To calculate the maximum ambient temperature, this equation can be used:

$$T_{A(max)} = T_{J} - \theta_{JA}P_{Dissipated}$$

where : $T_J = 125^{\circ}C$

$$\theta_{\text{JA}} = \frac{1}{\text{derating factor}} = \frac{1}{0.01145} = 87.3^{\circ}\text{C/W}$$

(The derating factor for the 24-pin PW package is given in the dissipation rating table.)

To estimate the power dissipation, this equation can be used:

$$P_{\text{Dissipated}} = P_{O(\text{average})} \times \left(\left(\frac{1}{\text{Efficiency}} \right) - 1 \right)$$

Efficiency = ~ 85% for an 8-Ω load

Example: What is the maximum ambient temperature for an application that requires the TPA3007D1 to drive 3 W into an 8- Ω speaker?

 $P_{Dissipated} = 3 W x ((1 / 0.85) - 1) = 0.529 W$

 $T_{Amax} = 125^{\circ}C - (87.3^{\circ}C/W \times 0.529 W) = 78.8^{\circ}C$

This calculation shows that the TPA3007D1 can drive 3 W into an 8- Ω speaker up to the absolute maximum ambient temperature rating of 78.8°C, which must never be exceeded.

GAIN SETTING VIA GAIN0 AND GAIN1 INPUTS

The gain of the TPA3007D1 is set by two input terminals, GAIN0 and GAIN1.

The gains listed in Table 2 are realized by changing the taps on the input resistors inside the amplifier. This causes the input impedance (Z_I) to be dependent on the gain setting. The actual gain settings are controlled by ratios of resistors, so the gain variation from part-to-part is small. However, the input impedance may shift by 30% due to shifts in the actual resistance of the input resistors.


For design purposes, the input network (discussed in the next section) should be designed assuming an input impedance of 23 k Ω , which is the absolute minimum input impedance of the TPA3007D1. At the lower gain settings, the input impedance could increase as high as 313 k Ω .

GAIN1 GAIN0	AMPLIFIER GAIN (dB)	INPUT IMPEDANCE (kΩ)			
		ТҮР	ТҮР		
0	0	12	241		
0	1	18	168		
1	0	23.6	104		
1	1	36	33		

Table 2. Gain Settings

INPUT RESISTANCE

Each gain setting is achieved by varying the input resistance of the amplifier, which can range from its smallest value to over six times that value. As a result, if a single capacitor is used in the input high-pass filter, the -3 B or cutoff frequency also changes by over six times.




The -3 dB frequency can be calculated using Equation 4. Use Table 2 for Z_I values.

$$f = \frac{1}{2\pi Z_i C}$$

(4)

INPUT CAPACITOR, C_I

In the typical application an input capacitor $_{l}$) is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case, C_l and the input impedance of the amplifier (Z_l) form a high-pass filter with the corner frequency determined in Equation 5.



(5)

The value of C₁ is important, as it directly affects the bass (low frequency) performance of the circuit. Consider the example where Z₁ is 241 k Ω and the specification calls for a flat bass response down to 20 Hz. Equation 5 is reconfigured as Equation 6.

$$C_{i} = \frac{1}{2\pi Z_{i} f_{c}}$$
(6)

In this example, C_1 is 33 nF, so one would likely choose a value of 0.1 μ F, as this value is commonly used. If the gain is known and will be constant, use Z_1 from Table 2 to calculate C_1 . A further consideration for this capacitor is the leakage path from the input source through the input network ₁) and the feedback network to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the dc level there is held at 2.5 V, which is likely higher than the source dc level. Note that it is important to confirm the capacitor polarity in the application.

POWER SUPPLY DECOUPLING

The TPA3007D1 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 1 μ F placed as close as possible to the device V_{CC} lead works best. For filtering lower-frequency noise signals, a larger aluminum electrolytic capacitor of 10 μ F or greater placed near the audio power amplifier is recommended.



BSN AND BSP CAPACITORS

The full H-bridge output stage uses only NMOS transistors. It therefore requires bootstrap capacitors for the high side of each output to turn on correctly. A 0.22- μ F ceramic capacitor, rated for at least 25 V, must be connected from each output to its corresponding bootstrap input. Specifically, one 0.22- μ F capacitor must be connected from OUTP to BSP, and one 0.22- μ F capacitor must be connected from OUTP to BSN. (See Figure 13.)

BSN AND BSP RESISTORS

To limit the current when charging the bootstrap capacitors, a resistor with a value of 51 Ω (±10% maximum) must be placed in series with each bootstrap capacitor. The current is limited to less than 500 μ A.

VCLAMP CAPACITOR

To ensure that the maximum gate-to-source voltage for the NMOS output transistors is not exceeded, an internal regulator clamps the gate voltage. A 1- μ F capacitor must be connected from VCLAMP (pin 7) to ground and must be rated for at least 25 V. The voltage at VCLAMP (pin 7) varies with V_{CC} and may not be used for powering any other circuitry.

MIDRAIL BYPASS CAPACITOR

The midrail bypass capacitor (C11 of Figure 13) is the most critical capacitor and serves several important functions. During start-up or recovery from shutdown mode, C_{BYPASS} determines the rate at which the amplifier starts up. The second function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This noise is from the midrail generation circuit internal to the amplifier, which appears as degraded PSRR and THD+N.

Bypass capacitor (C11) values of 0.47 μ F to 1 μ F ceramic or tantalum low-ESR capacitors are recommended for the best THD noise and de-pop performance. The bypass capacitor **must** be a value greater than the input capacitors for optimum de-pop performance.

VREF DECOUPLING CAPACITOR

The VREF terminal (pin 23) is the output of an internally-generated 5-V supply, used for the oscillator and gain setting logic. It requires a $0.1-\mu$ F to $1-\mu$ F capacitor to ground to keep the regulator stable. The regulator may not be used to power any additional circuitry.

DIFFERENTIAL INPUT

The differential input stage of the amplifier cancels any noise that appears on both input lines of the channel. To use the TPA3007D1 EVM with a differential source, connect the positive lead of the audio source to the INP input and the negative lead from the audio source to the INN input. To use the TPA3007D1 with a single-ended source, ac ground the INN input through a capacitor and apply the audio source instead of at the device input for best noise performance.

SWITCHING FREQUENCY

The switching frequency is determined using the values of the components connected to R_{OSC} (pin 20) and C_{OSC} (pin 21) and may be calculated with this equation:

$$f_{s} = \frac{6.6}{R_{OSC} C_{OSC}}$$

(7)

The frequency can be varied from 225 kHz to 275 kHz by adjusting the values chosen for R_{OSC} and C_{OSC}.

SHUTDOWN OPERATION

The TPA3007D1 employs a shutdown mode of operation designed to reduce supply current (I_{CC}) to the absolute minimum level during periods of non-use for battery-power conservation. The SHUTDOWN input terminal should be held high during normal operation when the amplifier is in use. Pulling SHUTDOWN low causes the outputs to mute and the amplifier to enter a low-current state, $I_{CC(SD)} = 1 \mu A$. SHUTDOWN should never be left unconnected, because amplifier operation would be unpredictable.



Ideally, the device should be held in shutdown when the system powers up and brought out of shutdown once any digital circuitry has settled. However, if $\overline{SHUTDOWN}$ is to be left unused, the terminal may be connected directly to V_{CC}.

USING LOW-ESR CAPACITORS

Low-ESR capacitors are recommended throughout this application section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance the more the real capacitor behaves like an ideal capacitor.

PRINTED-CIRCUIT BOARD (PCB) LAYOUT

Because the TPA3007D1 is a class-D amplifier that switches at a high frequency, the layout of the printed-circuit board (PCB) should be optimized according to the following guidelines for the best possible performance.

- Decoupling capacitors—As described in the Power Supply Decoupling section, the high-frequency 0.1-μF decoupling capacitors should be placed as close to the PVCC (pin 9 and pin 16) and VCC (pin 24) terminals as possible. The BYPASS (pin 22) capacitor, VREF (pin 23) capacitor, and VCLAMP (pin 7) capacitor should also be placed as close to the device as possible. The large (10 μF or greater) bulk power supply decoupling capacitor should be placed near the TPA3007D1.
- Grounding—The VCC (pin 24) decoupling capacitor, VREF (pin 23) capacitor, BYPASS (pin 22) capacitor, COSC (pin 21) capacitor, and ROSC (pin 20) resistor should each be grounded to analog ground (AGND, pin 18 and pin 19). The PVCC (pin 9 and pin 16) decoupling capacitors should each be grounded to power ground (PGND, pin 12 and pin 13). Analog ground and power ground should be connected as a central ground connection or star ground for the TPA3007D1.
- Output filter—The ferrite filter (Figure 16) should be placed as close to the output terminals (pins 10, 11, 14, and 15) as possible for the best EMI performance. The LC filter (Figure 17) should be placed close to the ferrite filter. The capacitors used in both the ferrite and LC filters should be grounded to power ground.

Related Documentation

For an example layout, refer to the *TPA3007D1 Evaluation Module (TPA3007D1EVM) 6.5W Mono Class-D Audio Power Amplifier* User's Guide, TI literature number SLOU164, available on the TI Internet site www.ti.com.

For further layout information, refer to *Layout Guidelines for TPA300x Series Parts* Application Report, TI literature number SLOA103, also available on the TI Internet site.



6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
HPA00304PWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPA3007D1	Samples
TPA3007D1PW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPA3007D1	Samples
TPA3007D1PWG4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPA3007D1	Samples
TPA3007D1PWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPA3007D1	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

6-Feb-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA3007D1PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

26-Feb-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA3007D1PWR	TSSOP	PW	24	2000	350.0	350.0	43.0

PW0024A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0024A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0024A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated