

SY58609U

4.25Gbps Precision, CML 2:1 MUX with Internal Termination and Fail Safe Input



Precision Edge®

General Description


The SY58609U is a 2.5/3.3V, high-speed, fully differential CML 2:1 MUX capable of processing clock signals up to 2.5GHz and data patterns up to 4.25Gbps. The SY58609U is optimized to provide a buffered output of the selected input with less than 20ps of skew and less than $10ps_{pp}$ total jitter.

The differential input includes Micrel's unique, 3-pin input termination architecture that interfaces to LVPECL, LVDS or CML differential signals, (AC- or DC-coupled) as small as 100mV (200mV_{pp}) without any level-shifting or termination resistor networks in the signal path. For AC-coupled input interface applications, an integrated reference voltage (V_{REF-AC}) is provided to bias the V_T pin. The outputs are 400mV CML, with extremely fast rise/fall times guaranteed to be less than 90ps.

The SY58609U operates from a 2.5V ±5% supply or 3.3V ±10% supply and is guaranteed over the full industrial temperature range (-40°C to +85°C). For applications that require LVPECL or LVDS outputs, consider Micrel's SY58610U and SY58611U, 2:1 MUX with 800mV and 325mV output swings, respectively. The SY58609U is part of Micrel's high-speed, Precision Edge® product line.

Datasheets and support documentation can be found on Micrel's web site at: www.micrel.com.

Functional Block Diagram



United States Patent No. RE44,134
Precision Edge is a registered trademark of Micrel, Inc.

Features

- Precision 400mV CML 2:1 MUX
- Guaranteed AC performance over temperature and voltage:
 - DC-to > 4.25Gbps throughput
 - <370ps propagation delay (IN-to-Q)
 - <90ps rise/fall times</p>
- Fail Safe Input
- Prevents outputs from oscillating when input is invalid
- Unique, patented MUX input isolation design minimizes adjacent channel crosstalk
- Ultra-low jitter design
 - <1ps_{RMS} cycle-to-cycle jitter
 - <10ps_{PP} total jitter
 - <1ps_{RMS} random jitter
 - <10ps_{PP} deterministic jitter
- High-speed CML outputs
- 2.5V ±5% or 3.3V ±10% power supply operation
- Industrial temperature range: -40°C to +85°C
- Available in 16-pin (3mm x 3mm) QFN package

Applications

- Data Distribution: OC-48, OC-48+FEC, XAUI
- SONET clock and data distribution
- Fibre Channel clock and data distribution
- Gigabit Ethernet clock and data distribution

Markets

- Storage
- ATE
- Test and measurement
- Enterprise networking equipment
- High-end servers
- Access


Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com

Ordering Information⁽¹⁾

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY58609UMG	QFN-16	Industrial	609U with Pb-Free bar-line indicator	NiPdAu Pb-Free
SY58609UMGTR ⁽²⁾	QFN-16	Industrial	609U with Pb-Free bar-line indicator	NiPdAu Pb-Free

- 1. Contact factory for die availability. Dice are guaranteed at $T_A = 25$ °C, DC Electricals only.
- 2. Tape and Reel.

Pin Configuration



16-Pin QFN

Truth Table

SEL	Output
0	IN0 Selected
1	IN1 Selected

Pin Description

Pin Number	Pin Name	Pin Function			
1, 4	VT0, VT1	Input Termination Center-Tap: Each side of the differential input pair terminates to the VT pin. This pin provides a center-tap to a termination network for maximum interface flexibility. See "Input Interface Applications" subsection.			
2, 3	VREF-AC0, VREF-AC1	Reference Voltage: These outputs bias to V_{CC} –1.2V. They are used for AC-coupling input IN and /IN. Connect VREF-AC directly to the corresponding VT pin. Bypass with 0.01 μ F k ESR capacitor to VCC. Due to limited drive capability, the VREF-AC pin is only intended t drive its respective VT pin. Maximum sink/source current is ±0.5mA. See "Input Interface Applications" subsection.			
5, 6	IN1, /IN1	Differential Inputs: These input pairs are the differential signal inputs to the device. Inputs			
15, 16	INO, /INO	accept DC-Coupled differential signals as small as 100mV (200mVpp). Each pin of the pairs internally terminates with 50Ω to the VT pin. If the input swing falls below a certain threshold (typical 30mV), the Fail Safe Input (FSI) feature will guarantee a stable output by latching the output to its last valid state. See "Input Interface Applications" subsection.			
7	SEL	Single-Ended Input: This single-ended TTL/CMOS-compatible input selects the inputs to the multiplexer. Note that this input is internally connected to a 25k Ω pull-up resistor and will default to logic HIGH state if left open. The input-switching threshold is $V_{CC}/2$.			
8, 13	VCC	Positive Power Supply: Bypass with 0.1uF//0.01uF low ESR capacitors as close to the V _{CC} pins as possible.			
9, 12	/Q, Q	CML Differential Output Pair: Differential buffered output copy of the selected input signal. The output swing is typically 400mV. Normally terminate with 100Ω across Q and /Q. Unused output pair may be left floating with no impact on jitter. See "CML Output Termination" subsection.			
10, 11	GND	Ground. Exposed pad must be connected to a ground plane that is the same potential as the ground pins.			
14	NC	No connect.			

Absolute Maximum Ratings(1)

Operating Ratings⁽²⁾

Supply Voltage (V _{CC})	+2.375V to +3.60V
Ambient Temperature (T _A)	40°C to +85°C
Package Thermal Resistance ⁽³⁾	
QFN	
Still-air (θ_{JA})	60°C/W
Junction-to-board (w -)	33°C/W

DC Electrical Characteristics⁽⁵⁾

 $T_A = -40$ °C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{CC}	Power Supply Voltage Range		2.375	2.5	2.625	V
			3.0	3.3	3.6	
I _{CC}	Power Supply Current	No load, max. V _{CC}		50	60	mA
R _{DIFF_IN}	Differential Input Resistance (IN-to-/IN)		90	100	110	Ω
V _{IH}	Input HIGH Voltage (IN, /IN)	IN, /IN, Note 7	V _{CC} -1.6		V _{CC}	V
V _{IL}	Input LOW Voltage (IN, /IN)	IN, /IN	0.2		V _{IH} -0.1	V
V _{IN}	Input Voltage Swing (IN, /IN)	see Figure 3a, Note 6	0.1		1.0	V
V_{DIFF_IN}	Differential Input Voltage Swing (IN - /IN)	see Figure 3b	0.2			V
V _{IN_FSI}	Input Voltage Threshold that Triggers FSI			30	100	mV
V _{REF-AC}	AC Reference Voltage		V _{CC} -1.3		V _{CC} -1.0	V
V _{T_IN}	Voltage from Input to V _T				1.28	V

Notes:

- 1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.
- The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB. ΨJB and θJA values are determined for a 4-layer board in still-air number, unless otherwise stated.
- 4. Due to the limited drive capability, use for input of the same package only.
- The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
- V_{IN} (max) is specified when V_T is floating.
- 7. V_{IH} (min) not lower than 1.2V.

CML Outputs DC Electrical Characteristics⁽⁷⁾

 V_{CC} = +2.5V ±5% or +3.3V ±10%, R_L = 100 Ω across the outputs; T_A = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OH}	Output HIGH Voltage	$R_L = 50\Omega$ to V_{CC}	V _{CC} -0.020	V _{CC} -0.010	Vcc	V
V _{OUT}	Output Voltage Swing	See Figure 3a	325	400		mV
V_{DIFF_OUT}	Differential Output Voltage Swing	See Figure 3b	650	800		mV
R _{OUT}	Output Source Impedance		45	50	55	Ω

LVTTL/CMOS DC Electrical Characteristics⁽⁷⁾

 V_{CC} = 2.5V ±5% or 3.3V ±10%; T_A = -40°C to + 85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{IH}	Input HIGH Voltage		2.0			V
V _{IL}	Input LOW Voltage				0.8	V
I _{IH}	Input HIGH Current		-125		30	μA
I _{IL}	Input LOW Current		-300			μΑ

Notes:

^{7.} The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

AC Electrical Characteristics⁽⁸⁾

 V_{CC} = +2.5V ±5% or +3.3V ±10%, R_L = 100 Ω across the outputs; Input $t_R/t_F \le 300$ ps, T_A = -40°C to +85°C, unless otherwise stated.

Symbol	Parame	ter	Condition		Min	Тур	Max	Units
f _{MAX}	Maximum Frequency		NRZ Data		4.25			Gbps
			V _{OUT} > 200mV	Clock	2.5	3		GHz
t _{PD}	Propaga	tion Delay IN-to-Q	V _{IN} : 100mV-200mV		180	330	450	ps
			V _{IN} : >200mV		140	270	370	ps
	SEL-to-0	Q			150		450	ps
t _{Skew}	Input-to-Input Skew		Note 9, 10			5	20	ps
	Part-to-F	Part Skew	Note 11				150	ps
t _{Jitter}	Data	Random Jitter	Note 12				1	ps _{RMS}
		Deterministic Jitter	Note 13				10	ps _{PP}
	Clock	Cycle-to-Cycle Jitter	Note 14				1	ps _{RMS}
		Total Jitter	Note 15				10	PSPP
t _R ,t _F	Output F (20% to	Rise/Fall Times 80%)	At full output swing.		35	50	90	ps
	Duty Cy	cle	Differential I/O		47		53	%

Notes:

- High-frequency AC-parameters are guaranteed by design and characterization.
- Input-to-Input skew is the time difference between the two inputs and one output, under identical input transitions.
- Input-to-Input Skew is included in IN-to-Q propagation delay.
- 11. Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature, same transition edge, and no skew at the edges at the respective inputs.
- 12. Random jitter is measured with a K28.7 pattern, measured at \leq f_{MAX} .
- 13. Deterministic jitter is measured at 2.5Gbps with both K28.5 and 2²³–1 PRBS pattern.
- 14. Cycle-to-cycle jitter definition: the variation period between adjacent cycles over a random sample of adjacent cycle pairs. t_{JITTER_CC} = T_n -T_{n+1}, where T is the time between rising edges of the output signal.
- 15. Total jitter definition: with an ideal clock input frequency of ≤ f_{MAX} (device), no more than one output edge in 10^12 output edges will deviate by more than the specified peak-to-peak jitter value.

Functional Description

Fail-Safe Input (FSI)

The input includes a special failsafe circuit to sense the amplitude of the input signal and to latch the outputs when there is no input signal present, or when the amplitude of the input signal drops sufficiently below 100mV_{PK} (200mV_{PP}), typically 30mV_{PK}. Maximum frequency of the SY58609U is limited by the FSI function.

Input Clock Failure Case

If the input clock fails to a floating, static, or extremely low signal swing, the FSI function will eliminate a metastable condition and guarantee a stable output. No ringing and no undetermined state will occur at the output under these conditions.

Note that the FSI function will not prevent duty cycle distortion in case of a slowly deteriorating (but still toggling) input signal. Due to the FSI function, the propagation delay will depend on rise and fall time of the input signal and on its amplitude. Refer to "Typical Characteristics" for detailed information.

Timing Diagrams




Figure 1a. Propagation Delay




Figure 1b. Fail Safe Feature







Figure 1c. SEL-to-Q Delay


Typical Characteristics


 V_{CC} = 2.5V, GND = 0V, V_{IN} = 100mV, R_L = 100 Ω across the outputs, T_A = 25°C, unless otherwise stated.













Functional Characteristics


 V_{CC} = 2.5V, GND = 0V, V_{IN} = 325mV, R_L = 100 Ω across the outputs, T_A = 25°C, unless otherwise stated.




TIME (200ps/div.)



TIME (100ps/div.)






TIME (60ps/div.)

Functional Characteristics


 V_{CC} = 2.5V, GND = 0V, V_{IN} = 325mV, R_L = 100 Ω across the outputs, T_A = 25°C, unless otherwise stated.

625MHz Clock




TIME (200ps/div.)

1.25GHz Clock




TIME (100ps/div.)

2GHz Clock



TIME (70ps/div.)

3GHz Clock



TIME (50ps/div.)

Input and Output Stage

50Ω 50Ω

Figure 2a. Simplified Differential Input Buffer




Figure 2b. Simplified CML Output Buffer

Single-Ended and Differential Swings



Figure 3a. Single-Ended Voltage Swing




Figure 3b. Differential Voltage Swing

Input Interface Applications




Figure 4a. CML Interface (DC-Coupled)

Option: May connect V_T to V_{CC}




Figure 4b. CML Interface (AC-Coupled)




Figure 4c. LVPECL Interface (DC-Coupled)




Figure 4d. LVPECL Interface (AC-Coupled)





Figure 4e. LVDS Interface

CML Output Termination






Figure 5a. CML DC-Coupled Termination

Figure 5b. CML DC-Coupled Termination





Figure 5c. CML AC-Coupled Termination

Related Product and Support Documents

Part Number	Function	Datasheet Link
SY58610U	3.2Gbps Precision, LVPECL 2:1 MUX with Internal Termination and Fail Safe Input	http://www.micrel.com/_PDF/HBW/sy58610u.pdf
SY58611U	3.2Gbps Precision, LVDS 2:1 MUX with Internal Termination and Fail Safe Input	http://www.micrel.com/_PDF/HBW/sy58611u.pdf
HBW Solutions	New Products and Termination Application Notes	http://www.micrel.com/page.do?page=/product-info/as/HBWsolutions.shtml

Package Information



16-Pin (3mm x 3mm) QFN

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2006 Micrel, Incorporated.