

## **Product Specification**

#### GENERAL DESCRIPTION

OB2202 is a highly integrated Quasi-Resonant (QR) controller optimized for high performance offline flyback converter applications.

At normal load condition, it operates in QR mode with minimum drain voltage switching. To meet the CISPR-22 EMI starting at 150KHz, the maximum switching frequency is internally limited to 130KHz. It operates in PFM mode for high power conversion efficiency at light load condition. When the loading is very small, the IC operates in 'Extended Burst Mode' to minimize the switching loss. As a result, lower standby power consumption and higher conversion efficiency can be achieved.

OB2202 offers comprehensive protection coverage includina Cycle-by-Cycle Current Limiting, VCC Under Voltage Lockout(UVLO), Programmable Output Over Voltage Protection(OVP), VCC Clamp, Gate Clamp, Over Load Protection(OLP), On-chip Thermal Shutdown, Start, Programmable Soft Programmable Brownout Protection, Programmable Over Power Protection (OPP) Compensation, and External Latch Triggering, Max On-time Limit, etc.

OB2202 is offered in SOP-8 and DIP-8 packages.

### **FEATURES**


- Multi-Mode Operation
   Quasi-Resonant Operation at Normal Loading
   Pulse Frequency Modulation (PFM) Operation
   at Light Load
  - Burst Mode at No Load
- Programmable Brownout Protection and Line OVP Protection
- Excellent OPP Compensation
- 130KHz Maximum Frequency Limit
- Internal Minimum T\_off for Ringing Suppression
- 30us Maximum On Time Limit
- 50us Maximum Off Time Limit
- Internal Leading Edge Blanking
- Programmable Soft-start
- Cycle-by-cycle Current Limiting
- External Latch Triggering
- Internal Thermal Shutdown
- 1A Peak Current Sink/Source Capability
- Programmable Output OVP

## **APPLICATIONS**

Offline AC/DC flyback converter for

- Power Adaptor and Open-frame SMPS
- LCD Monitor/TV/PC/Set-Top Box Power Supplies
- NB/DVD/Portable DVD Power Supplies

### TYPICAL APPLICATION






### **GENERAL INFORMATION**

## **Pin Configuration**

The pin map of OB2202 in DIP8 and SOP8 package is shown as below.



**Ordering Information** 

Part Number	Description
OB2202AP	8 Pin DIP, Halogen free in
OBZZUZAF	Tube
OB2202CP	8 Pin SOP, Halogen free in
OBZZUZCP	Tube
OB2202CPA	8 Pin SOP, Halogen free in
OBZZUZCPA	T&R

**Note:** All Devices are offered in Pb-free Package if not otherwise noted.


**Package Dissipation Rating** 

Package	RθJA(°C/W)
DIP8	90
SOP8	150

**Absolute Maximum Ratings** 


Parameter	Value		
VCC Zener Clamp Voltage	34 V		
VCC Clamp Continuous Current	10 mA		
SS Input Voltage	-0.3 to 7V		
FB Input Voltage	-0.3 to 7V		
CS Input Voltage	-0.3 to 7V		
DEM Input Voltage	-0.3 to 7V		
BO Input Voltage	-0.3 to 7V		
	-40 to 150 °C		
Min/Max Storage Temperature T <sub>stq</sub>	-55 to 150 °C		
Lead Temperature (Soldering, 10secs)	260 °C		

**Note:** Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.





## **Marking Information**



Y: Year Code

WW: Week Code (01-52)

ZZZ: Lot Code

C: SOP8

P:Halogen-free

s: Internal code(Optional)



Y: Year Code

WW: Week Code (01-52)

ZZZ: Lot Code

A: DIP8

P:Halogen-free


s: Internal code(Optional)

## **TERMINAL ASSIGNMENTS**

Pin Num	Pin Name	I/O	Description
1	SS	I/O	Multi-functional pin. One function is for soft-start programming by connecting a capacitor from SS to GND. Another function is for external latch triggering by pulling SS up to a voltage higher than 3.8V.
2	FB	I/O	Feedback input pin. PWM duty cycle is determined by voltage level into this pin and current-sense signal level at Pin 3. The voltage level at this pin also controls the mode of operation in one of the three modes: quasi-resonant (QR), pulse frequency modulation mode (PFM) and burst mode (BM).
3	CS	I	Current sense input.
4	GND	Р	Ground for internal circuitry.
5	GATE	0	Totem-pole gate drive output for power MOSFET.
6	VCC	Р	Chip DC power supply pin.
7	DEM	I/O	Input from auxiliary winding for demagnetization timing. Also this pin is used for output over voltage protection (Load OVP).
8	во	I/O	Brownout and Line OVP detection pin. Connect a resistor divider from line voltage to this pin to detect line voltage. If this pin drops below 0.5V and lasts for 50ms, brownout protection will be triggered and PWM output will be disabled. This pin is also used as line OVP sense input.



## **BLOCK DIAGRAM**



## RECOMMENDED OPERATING CONDITION

Symbol	Parameter	Min	Max	Unit
VCC	VCC Supply Voltage	11	28	V
T <sub>A</sub>	Operating Ambient Temperature	-20	85	°C



## **ELECTRICAL CHARACTERISTICS**

(T<sub>A</sub> = 25<sup>o</sup>C, VCC=18V, if not otherwise noted)


peration Current with witching CC Under Voltage ockout Enter CC Over Voltage ockout Exit (Startup) CC Over Voltage octoon Enter CC Zener Clamp	VCC =UVLO(OFF)-1.5V, Measure current into VCC FB=3V FB=3V, 1nF load at GATE	7.8 14.8	5 2.0 3.0 8.8	15 3.5 5.0	uA mA mA	
peration Current ithout switching peration current with witching CC Under Voltage ockout Enter CC Under Voltage ockout Exit (Startup) CC Over Voltage rotection Enter CC Zener Clamp	Measure current into VCC FB=3V		2.0	3.5 5.0	mA	
peration Current ithout switching peration current with witching CC Under Voltage ockout Enter CC Under Voltage ockout Exit (Startup) CC Over Voltage rotection Enter CC Zener Clamp	Measure current into VCC FB=3V		2.0	3.5 5.0	mA	
peration current with vitching CC Under Voltage ockout Enter CC Under Voltage ockout Exit (Startup) CC Over Voltage rotection Enter CC Zener Clamp			3.0	5.0		
vitching CC Under Voltage ockout Enter CC Under Voltage ockout Exit (Startup) CC Over Voltage rotection Enter CC Zener Clamp	FB=3V, 1nF load at GATE				mA	
CC Under Voltage ockout Enter CC Under Voltage ockout Exit (Startup) CC Over Voltage rotection Enter CC Zener Clamp			8.8			
ockout Exit (Startup) CC Over Voltage rotection Enter CC Zener Clamp		14 R	<b>!</b>	9.8	V	
rotection Enter CC Zener Clamp		17.0	15.8	16.8	V	
			33		V	
oltage	I(VCC) = 5 mA		34		٧	
tion(FB Pin)						
WM Input Gain	$\Delta V_{FB}/\Delta V_{cs}$		4.75		V/V	
3 Open Voltage			5.3		V	
B pin short circuit urrent	Short FB pin to GND, measure current		1.5		mA	
nter PFM mode reshold			1.4		V	
xit PFM mode reshold			1.5		V	
nter Burst Mode reshold			0.5		V	
xit Burst Mode reshold			0.7		V	
ower Limiting FB nreshold Voltage			4.4		V	
ower limiting ebounce Time			80		mSec	
put Impedance			4		Kohm	
Z <sub>FB</sub> _IN Input Impedance 4 Kohm Current Sense Input(CS Pin) Section						
S Input Leading Edge anking Time			350		nSec	
ternal current limiting reshold		0.57	0.60	0.63	V	
ver Current Detection and Control Delay	CL=1nf at GATE,		100		nSec	
tection Section						
emagnetization omparator threshold oltage			75		mV	
ysteresis for DEM omparator			20		mV	
egative clamp voltage			-0.5		V	
			<b>-</b> ^		T	
ositive clamp voltage			5.8	<u> </u>	V	
rnrxronoep()Saturvnetening	eshold ter Burst Mode eshold it Burst Mode eshold wer Limiting FB reshold Voltage wer limiting bounce Time out Impedance CS Pin) Section S Input Leading Edge anking Time ernal current limiting eshold er Current Detection d Control Delay ection Section magnetization mparator threshold tage steresis for DEM mparator	eshold  ter Burst Mode eshold  it Burst Mode eshold  wer Limiting FB reshold Voltage  wer limiting bounce Time out Impedance  CS Pin) Section  S Input Leading Edge anking Time ernal current limiting eshold for Current Detection of Control Delay ection Section  magnetization mparator threshold tage steresis for DEM mparator gative clamp voltage	eshold  ter Burst Mode eshold  it Burst Mode eshold  wer Limiting FB reshold Voltage  wer limiting bounce Time out Impedance  CS Pin) Section  S Input Leading Edge anking Time ernal current limiting eshold  rer Current Detection d Control Delay ection Section  magnetization mparator threshold tage steresis for DEM mparator gative clamp voltage	ter Burst Mode eshold it Burst Mode eshold wer Limiting FB reshold Voltage wer limiting bounce Time out Impedance CS Pin) Section S Input Leading Edge anking Time ernal current limiting eshold rer Current Detection d Control Delay ection Section magnetization magnetization magnetization mparator threshold tage steresis for DEM mparator gative clamp voltage  0.5  0.7  0.7  0.7  0.7  0.7  0.7  0.7	eshold ter Burst Mode eshold it Burst Mode eshold wer Limiting FB reshold Voltage wer limiting bounce Time but Impedance CS Pin) Section Sinput Leading Edge anking Time ernal current limiting eshold or Current Detection d Control Delay ection Section magnetization mparator threshold tage steresis for DEM mparator gative clamp voltage  0.57  0.50  0.7  4.4  80  40  0.57  0.60  0.63  0.57  0.60  0.63  0.63  0.57  0.60  0.63  0.63  0.63	





1	Timeout offer last		<u> </u>	<u> </u>	I	
T <sub>OUT</sub>	Timeout after last demag transistion			5		uSec
$T_{DEM\_delay}$	Demag propagation delay			250		nSec
V <sub>TH</sub> _OVP	Output OVP trigger point		3.55	3.75	3.95	V
T_OVP_delay	Output OVP deglitch time constant			7		Switching Cycle
Soft Start Section						
Iss	Soft start charge current		8	10	12	uA
V <sub>TH</sub> _ss_exit	Soft start termination threshold			2.2		V
I <sub>SS</sub> _clamp_sink	Maximum sink current capability when SS is clamped			120		uA
V <sub>SS</sub> _clamp	SS pin high clamp voltage			5.8		V
Timer Section						
F_burst	Burst mode switching frequency			22		KHz
F_QR_clamp_h	Frequency high clamp in QR mode		115	130	145	KHz
F_QR_clamp_l	Frequency low clamp in QR mode		17	22	27	KHz
Ton_max	Maximum on time		20	30	40	uSec
Toff_max	Maximum off time		40	50	60	uSec
Thermal Protection			T	T		T
T_shutdown	Thermal shutdown temperature			155		$^{\circ}$
<b>Latch Protection</b>			T	T		T
V_latch_trigger	External latch trigger threshold voltage at SS pin	SS pin pull up current should be larger than 200uA		3.8		V
V_latch_release	VCC latch release voltage			6.3		V
lvdd(latch)	VCC current when latch off	VCC=V_latch_release+1V		45		uA
<b>Brownout Protect</b>	tion and Line OVP Protec	tion				
Vth_BO	Brownout comparator threshold			0.5		V
Vth_line_OVP	Line OVP comparator threshold			2		V
T <sub>D</sub> _BO	Brownout debounce time			50		mSec
IBO_hys	BO output current for BO hysteresis programming			1		uA
Gate Drive Outpu						
VOL	Output Low Level	lo = 100 mA (sink)			1	V
VOH	Output High Level	lo = 100 mA (source) VCC=20V	7.5			V
VG_Clamp	Output Clamp Voltage Level	VCC=20V		16.5		V
VG_Clamp T_r T f		VCC=20V  CL = 1nf  CL = 1nf		16.5 50		NSec nSec





## **CHARACTERIZATION PLOTS**



















#### **OPERATION DESCRIPTION**

Quasi-Resonant (QR) converter typically features lower EMI and higher power conversion efficiency compared to conventional hard-switched converter with a fixed switching frequency. OB2202 is a highly integrated QR controller optimized for offline flyback converter applications. The built-in advanced energy saving with high level protection features provide cost effective solutions for energy efficient power supplies.

### Startup Current and Start up Control


Startup current of OB2202 is designed to be very low so that VCC could be charged up above UVLO(OFF) threshold level and device starts up quickly. A large value startup resistor can therefore be used to minimize the power loss yet reliable startup in application. For a typical AC/DC adaptor with universal input range design, a 2 M $\Omega$ , 1/8 W startup resistor could be used together with a VCC capacitor to provide a fast startup and yet low power dissipation design solution.

#### Operating Current

The operating current of OB2202 is very low. Good efficiency is achieved by the low operating current together with extended burst mode control schemes at No/light conditions.

- Multi-Mode Operation for High Efficiency
   OB2202 is a multi-mode QR controller. The controller changes the mode of operation according to FB voltage, which reflects the line and load conditions.
- Under normal operating conditions (FB>Vth2, Figure 1), the system operates in QR mode. The frequency varies depending on the line voltage and the load conditions. Therefore, the system may actually work in DCM when 130KHz frequency clamping is reached. System design should be optimized such that the operation frequency is within the range specified at full loading conditions and in universal AC line input range.
- At light load condition (Vth1<VFB<Vth2, Figure 1), the system operates in PFM (pulse frequency modulation) mode for high power conversion efficiency. In PFM mode, the "ON" time in a switching cycle is fixed and the system modulates the frequency according to the load conditions. Generally, in flyback converter, the decreasing of loading results in voltage level decreasing at FB

- pin. The controller monitors the voltage level at FB and control the switching frequency. However, the valley switching characteristic is still preserved in PFM mode. That is, when loading decreases, the system automatically skip more and more valleys and the switching frequency is thus reduced. In such way, a smooth frequency foldback is realized and high power conversion efficiency is achieved.
- At zero load or very light load conditions (VFB<Vth1), the system operates in On-Bright's proprietary "extended burst mode". In this condition, voltage at FB is below burst mode threshold level, Vth1. The Gate drive output switches only when VCC voltage drops below a preset level or FB input is active to output an on state. Otherwise the gate drive remains at off state to minimize the switching loss thus reduce the standby power consumption to the greatest extend. In extended burst mode, the switching frequency is fixed to 22KHz, in this way, possible audio noise is eliminated.




#### Demagnetization Detection

The transformer core demagnetization is detected by monitoring the voltage activity on the auxiliary windings through DEM pin. This voltage features a flyback polarity. A new cycle starts when the power switch is activated. After the on time (determined by the CS voltage and FB), the switch is off and the flyback stroke starts. After the flyback stroke, the drain voltage shows an oscillation with a frequency of approximately  $1/2\pi\sqrt{L_pC_d}$  , where  $L_p$  is the primary self



inductance of the transformer and  $C_d$  is the capacitance on the drain node, as shown in Fig.2.



The typical detection level is fixed at 75mV at the DEM pin. Demagnetization is recognized by detection of a possible "valley" when the voltage at DEM is below 75mV in falling edge. DEM detection is suppressed during the ringing suppression time Tsupp (please refer to "Ringing Suppression Timer" section).

## Current Sensing and Leading Edge Blanking

Cycle-by-Cycle current limiting is offered in OB2202 current mode control. The switch current is detected by a sense resistor into the CS pin. An internal leading edge blanking circuit chops off the sense voltage spike at initial MOSFET on state due to snubber diode reverse recovery so that the external RC filtering on sense input is no longer needed. The current limit comparator is disabled and cannot turn off the external MOSFET during the blanking period. The PWM duty cycle is determined by the current sense input voltage and the FB input voltage.

## Maximum and Minimum On-Time

The minimum on-time of the system is determined by the LEB time (typical 350ns). The IC limits the on-time to a maximum time of 30us (typical).


#### Ringing Suppression Timer

A ringing suppression timer Tsupp is implemented in OB2202. In normal operation, Tsupp starts when CS reaches the feedback voltage FB, the external power switch is set to off state. During Tsupp, the external power switch remains in off state and cannot be turned on gain. The ringing suppression time is necessary in applications where the transformer has a large leakage inductance, particularly at low output voltages or

startup. In OB2202, the ringing suppression timer Tsupp is set to 2us internally.

## Programmable Brownout Protection and Line OVP Protection

By monitoring the level on pin BO during normal operation, the controller protects the SMPS against low main condition, as shown in Fig.3. When BO level falls below 0.5V, brownout is triggered, the controller stops pulsing and disable internal source current for brownout hysteresis. BO pin is also used for line OVP sense input, when BO level is above 2.0V, line OVP is triggered and stops pulsing.



#### Maximum/Minimum Frequency Clamp

According to the QR operation principle, the switching frequency is inversely proportional to the output power. Therefore, when the output power decreases, the switching frequency can become rather high without limiting. To meet the CISPR-22 EMI limit starting at 150KHz, the maximum switching frequency in OB2202 is internally limited to 130KHz. To prevent audio noise issue, the minimum switching frequency in QR mode is clamped to 20KHz.

### • On chip Thermal Shutdown

OB2202 provides an on chip thermal shutdown. The IC will stop switching when the junction temperature exceeds the thermal shutdown temperature, typically 155 °C. The IC resumes normal operation when the junction temperature decreased below this temperature.

#### External Latch Triggering

By externally forcing a level on pin SS (e.g.., with a signal coming from a temperature sensor) greater than 3.8V, OB2202 can be permanently




latched-off. To resume normal operation, VCC voltage should go below 6.3V (typical), which implies to unplug the SMPS form the mains.

## Programmable Over Power Protection (OPP) Compensation

The variation of max. output power in QR system can be rather large if no compensation is provided. In OB2202, an internal current which is a function of BO voltage is sourced out for Over Power Protection (OPP) compensation. By adjusting the external resistor Rcomp in series with CS pin (Pleae refer to Page 1), an excellent OPP performance can be realized in the universal input range.

### Output Over voltage protection (OVP)

An output over voltage protection (OVP) is implemented by sensing the auxiliary winding voltage at DEM pin during the flyback phase. The auxiliary winding voltage is a well-defined replica of the output voltage. The OVP works by sampling the plateau voltage at DEM pin during the flyback phase, as shown in Fig.4. A 2 us internal delay (plateau sampling) guarantees a clean plateau, provided that the leakage inductance ringing has been fully damped.




If the sampled plateau voltage exceeds the OVP trip level (3.75V), an internal counter starts counting subsequent OVP events. If OVP events are detected in successive 7 cycles, the controller assumes a true OVP and it enters a latch off mode and stops all switching operations. The counter has been added to prevent incorrect OVP detection which might occur during ESD or lightning events. If the output voltage exceeds the OVP trip level less than 7 successive cycles, the internal counter will be cleared and no fault is asserted.

#### Overload Operation

When over load (for example, short circuit) occurs, the feedback current is below minimum value and a fault is detected. If this fault is present for more than 80ms, the controller enters an auto-recovery soft burst mode. All pulses are stopped, VCC will drops below UVLO and the controller will try to restart with the power on soft start. The SMPS enters the burst sequence and it resumes operation once the fault disappears.

#### Programmable Soft Start

OB2202 features a programmable soft start to soften the constraints in the power supply during the startup. It is activated during the power on sequence. As soon as VCC reaches UVLO(OFF), an internal trimmed 10uA current is sourced from SS pin and charges the external programming capacitor, the peak current of CS pin is then gradually increased from zero. When SS pin reaches 2.2V, soft start process is over. After soft start process is over, SS pin is clamped to 2V. Every restart attempt is followed by soft start sequence.



SS pin is also is used for external latch triggering (Please refer to "External Latch Triggering" section).


## Gate Drive


The GATE pin is connected to the gate of an external MOSFET for power switch control. Too weak the gate drive results in higher conduction and switch loss of MOSFET while too strong gate drive output compromises the EMI. Good tradeoff is achieved through the built-in totem pole gate drive design with right output strength and dead time control. The low idle loss and good EMI system design is easier to achieve with this dedicated control scheme. An internal 16.5V clamp is added for MOSFET gate protection at high VCC voltage.




# **PACKAGE MECHANICAL DATA**

## 8-Pin Plastic DIP









Symbol	Dimensions	In Millimeters	Dimension	s In Inches	
Symbol	Min	Max	Min	Max	
Α	3.710	5.334	0.146	0.210	
A1	0.381		0.015		
A2	2.921	4.953	0.115	0.195	
В	0.350	0.650	0.014	0.026	
B1	1.524 (BSC)		0.06 (BSC)		
С	0.200	0.360	0.008	0.014	
D	9.000	10.160	0.354	0.400	
Е	6.096	7.112	0.240	0.280	
E1	7.320	8.255	0.288	0.325	
е	2.540 (BSC)		0.1 (	BSC)	
L	2.921	3.810	0.115	0.150	
E2	7.620	10.920	0.300	0.430	



## 8-Pin Plastic SOP





Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
Α	1.350	1.750	0.053	0.069	
A1	0.050	0.250	0.002	0.010	
A2	1.250	1.650	0.049	0.065	
b	0.310	0.510	0.012	0.020	
С	0.100	0.250	0.004	0.010	
D	4.700	5.150	0.185	0.203	
E	3.800	4.000	0.150	0.157	
E1	5.800	6.200	0.228	0.244	
е	1.270 (BSC)		0.050	(BSC)	
L	0.400	1.270	0.016	0.050	
θ	0°	8°	0°	8°	



### **IMPORTANT NOTICE**

#### RIGHT TO MAKE CHANGES

On-Bright Electronics Corp. reserves the right to make corrections, modifications, enhancements, improvements and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

#### WARRANTY INFORMATION

On-Bright Electronics Corp. warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with its standard warranty. Testing and other quality control techniques are used to the extent it deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. On-Bright Electronics Corp. assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using On-Bright's components, data sheet and application notes. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

#### LIFE SUPPORT

On-Bright Electronics Corp.'s products are not designed to be used as components in devices intended to support or sustain human life. On-bright Electronics Corp. will not be held liable for any damages or claims resulting from the use of its products in medical applications.

#### **MILITARY**

On-Bright Electronics Corp.'s products are not designed for use in military applications. On-Bright Electronics Corp. will not be held liable for any damages or claims resulting from the use of its products in military applications.