

# 2Gb DDR3L SDRAM

Lead-Free&Halogen-Free (RoHS Compliant) H5TC2G83GFR-xxA H5TC2G83GFR-xxI H5TC2G83GFR-xxL H5TC2G83GFR-xxJ H5TC2G63GFR-xxA H5TC2G63GFR-xxL H5TC2G63GFR-xxJ

\* SK Hynix reserves the right to change products or specifications without notice.



# **Revision History**

| Revision No. | History                     | Draft Date | Remark              |
|--------------|-----------------------------|------------|---------------------|
| 0.1          | Preliminary version release | Mar. 2015  | Preliminary         |
| 1.0          | IDD update                  | June. 2015 | Page 25             |
| 1.1          | Operating NOTE update       | July. 2015 | Page 4              |
| 1.2          | IDD update                  | Oct. 2015  | Page 25 - IDD3N x16 |
| 1.3          | 1.3 Typo Correct            |            | Page 4              |



# Description

The H5TC2G83GFR-xxA(I,L,J) and H5TC2G63GFR-xxA(I,L,J) are a 2Gb low power Double Data Rate III (DDR3L) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density, high bandwidth and low power operation at 1.35V. SK Hynix DDR3L SDRAM provides backward compatibility with the 1.5V DDR3 based environment without any changes. SK Hynix 2Gb DDR3L SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the clock (falling edges of the clock), data, data strobes and write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 8-bit prefetched to achieve very high bandwidth.

#### **Device Features and Ordering Information**

#### **FEATURES**

- VDD=VDDQ=1.35V + 0.100 / 0.067V
- Fully differential clock inputs (CK, CK) operation
- Differential Data Strobe (DQS, DQS)
- On chip DLL align DQ, DQS and DQS transition with CK transition
- DM masks write data-in at the both rising and falling edges of the data strobe
- All addresses and control inputs except data, data strobes and data masks latched on the rising edges of the clock
- Programmable CAS latency 6, 7, 8, 9, 10, 11, 12 and 13
  - supported
- Programmable additive latency 0, CL-1, and CL-2 supported
- Programmable CAS Write latency (CWL) = 5, 6, 7, 8 and 9
- Programmable burst length 4/8 with both nibble sequential and interleave mode

- BL switch on the fly
- 8banks
- Average Refresh Cycle (Tcase of 0 °C~95 °C)
   7.8 µs at 0°C ~ 85 °C
  - 3.9 µs at 85°C ~ 95 °C

Commerical Temperature (0°C ~ 95 °C) Industrial Temperature(-40°C ~ 95 °C)

- JEDEC standard 78ball FBGA(x8), 96ball FBGA(x16)
- Driver strength selected by EMRS
- Dynamic On Die Termination supported
- Asynchronous RESET pin supported
- ZQ calibration supported
- TDQS (Termination Data Strobe) supported (x8 only)
- Write Levelization supported
- 8 bit pre-fetch

#### \* This product in compliance with the RoHS directive.



#### ORDERING INFORMATION

| Part No.         | Configuration    | Power Consumption     | Temperature | Package      |
|------------------|------------------|-----------------------|-------------|--------------|
| H5TC2G83GFR-*xxA |                  | Normal Consumption    | Commercial  |              |
| H5TC2G83GFR-*xxI | 256M x 8         | Normal consumption    | Industrial  | 78ball FBGA  |
| H5TC2G83GFR-*xxL | 23000 x 0        | Low Power Consumption |             | 70ball 1 box |
| H5TC2G83GFR-*xxJ |                  | (IDD6 Only)           | Industrial  |              |
| H5TC2G63GFR-*xxA |                  | Normal Consumption    | Commercial  |              |
| H5TC2G63GFR-*xxI | 128M x 16        | Normal consumption    | Industrial  | 96ball FBGA  |
| H5TC2G63GFR-*xxL |                  | Low Power Consumption | Commercial  | 900ali FDGA  |
| H5TC2G63GFR-*xxJ | H5TC2G63GFR-*xxJ |                       | Industrial  |              |

\* xx means Speed Bin Grade

| Speed<br>Grade | Frequency [Mbps] |     |      |      |      |      |      |      |      |      | Remark              |
|----------------|------------------|-----|------|------|------|------|------|------|------|------|---------------------|
| (Marking)      | CL5              | CL6 | CL7  | CL8  | CL9  | CL10 | CL11 | CL12 | CL13 | CL14 | (CL-tRCD-tRP)       |
| -G7*           | 667              | 800 | 1066 | 1066 |      |      |      |      |      |      | DDR3L-1066 7-7-7    |
| -H9*           | 667              | 800 | 1066 | 1066 | 1333 | 1333 |      |      |      |      | DDR3L-1333 9-9-9    |
| -PB*           | 667              | 800 | 1066 | 1066 | 1333 | 1333 | 1600 |      |      |      | DDR3L-1600 11-11-11 |
| -RD            |                  | 800 | 1066 | 1066 | 1333 | 1333 | 1600 |      | 1866 |      | DDR3L-1866 13-13-13 |


#### **OPERATING FREQUENCY**

\*Note1: -RD covers lower speed of -PB and -H9 and -G7.

# SK hynix

|   | 1      | 2     | 3   | 4 | 5 | 6 | 7       | 8      | 9    |   |   |
|---|--------|-------|-----|---|---|---|---------|--------|------|---|---|
| • | VCC    | VDD   | NG  | 1 |   |   |         | VCC    | VDD  |   | • |
| Α | VSS    | VDD   | NC  |   |   |   | NU/TDQS | VSS    | VDD  | , | Α |
| В | VSS    | VSSQ  | DQ0 |   |   |   | DM/TDQS | VSSQ   | VDDQ |   | В |
| С | VDDQ   | DQ2   | DQS |   |   |   | DQ1     | DQ3    | VSSQ |   | С |
| D | VSSQ   | DQ6   | DQS |   |   |   | VDD     | VSS    | VSSQ |   | D |
| Е | VREFDQ | VDDQ  | DQ4 |   |   |   | DQ7     | DQ5    | VDDQ |   | Е |
| F | NC     | VSS   | RAS |   |   |   | СК      | VSS    | NC   |   | F |
| G | ODT    | VDD   | CAS |   |   |   | СК      | VDD    | CKE  |   | G |
| н | NC     | CS    | WE  |   |   |   | A10/AP  | ZQ     | NC   |   | н |
| J | VSS    | BA0   | BA2 |   |   |   | NC      | VREFCA | VSS  |   | J |
| к | VDD    | A3    | A0  |   |   |   | A12/BC  | BA1    | VDD  |   | к |
| L | VSS    | A5    | A2  |   |   |   | A1      | A4     | VSS  |   | L |
| М | VDD    | A7    | A9  |   |   |   | A11     | A6     | VDD  |   | М |
| Ν | VSS    | RESET | A13 |   |   |   | A14     | A8     | VSS  |   | Ν |
|   | 1      | 2     | 3   | 4 | 5 | 6 | 7       | 8      | 9    |   |   |

#### x8 Package Ball out (Top view): 78ball FBGA Package



#### (Top View: See the balls through the Package)

○ Populated ball

+ Ball not populated




E.

|   | 1      | 2     | 3    | 4 | 5 | 6 | 7      | 8      | 9    |   |   |
|---|--------|-------|------|---|---|---|--------|--------|------|---|---|
|   |        |       |      | 1 |   |   |        |        |      | ſ |   |
| Α | VDDQ   | DQU5  | DQU7 |   |   |   | DQU4   | VDDQ   | VSS  | ļ | Α |
| В | VSSQ   | VDD   | VSS  |   |   |   | DQSU   | DQU6   | VSSQ |   | В |
| С | VDDQ   | DQU3  | DQU1 |   |   |   | DQSU   | DQU2   | VDDQ |   | С |
| D | VSSQ   | VDDQ  | DMU  |   |   |   | DQU0   | VSSQ   | VDD  |   | D |
| Е | VSS    | VSSQ  | DQL0 |   |   |   | DML    | VSSQ   | VDDQ |   | Е |
| F | VDDQ   | DQL2  | DQSL |   |   |   | DQL1   | DQL3   | VSSQ |   | F |
| G | VSSQ   | DQL6  | DQSL |   |   |   | VDD    | VSS    | VSSQ |   | G |
| н | VREFDQ | VDDQ  | DQL4 |   |   |   | DQL7   | DQL5   | VDDQ |   | Н |
| J | NC     | VSS   | RAS  |   |   |   | СК     | VSS    | NC   |   | J |
| к | ODT    | VDD   | CAS  |   |   |   | СК     | VDD    | CKE  |   | к |
| L | NC     | CS    | WE   |   |   |   | A10/AP | ZQ     | NC   |   | L |
| м | VSS    | BA0   | BA2  |   |   |   | NC     | VREFCA | VSS  |   | М |
| Ν | VDD    | A3    | A0   |   |   |   | A12/BC | BA1    | VDD  |   | Ν |
| Р | VSS    | A5    | A2   |   |   |   | A1     | A4     | VSS  |   | Р |
| R | VDD    | A7    | A9   |   |   |   | A11    | A6     | VDD  |   | R |
| Т | VSS    | RESET | A13  |   |   |   | NC     | A8     | VSS  | [ | Т |
|   |        |       |      | 1 |   |   |        |        |      |   |   |
|   | 1      | 2     | 3    | 4 | 5 | 6 | 7      | 8      | 9    |   |   |

# x16 Package Ball out (Top view): 96ball FBGA Package





#### (Top View: See the balls through the Package)

Populated ball

+ Ball not populated

#### **Pin Functional Description**

| Symbol   | Туре  | Function  |
|--|-------|---|
| ск, <del>ск</del>  | Input | Clock: CK and $\overline{CK}$ are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of $\overline{CK}$ .  |
| CKE, (CKE0),<br>(CKE1)   | Input | Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any bank).<br>CKE is asynchronous for Self-Refresh exit. After VREFCA and VREFDQ have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, CK, ODT and CKE, are disabled during power-down. Input buffers, excluding CKE, are disabled during Self-Refresh. |
| <u>CS</u> , ( <u>CS</u> 0),<br>( <u>CS1), (CS2),</u><br>( <u>CS3</u> ) | Input | Chip Select: All commands are masked when $\overline{CS}$ is registered HIGH.<br>$\overline{CS}$ provides for external Rank selection on systems with multiple Ranks.<br>$\overline{CS}$ is considered part of the command code.  |



| Symbol   | Туре              | Function  |
|--|-------------------|---|
| ODT, (ODT0),<br>(ODT1)   | Input             | On Die Termination: ODT (registered HIGH) enables termination resistance internal to the DDR3L SDRAM. When enabled, ODT is only applied to each DQ, DQS, DQS and DM/TDQS, NU/TDQS (When TDQS is enabled via Mode Register A11=1 in MR1) signal for x4/x8 configurations. For x16 configuration, ODT is applied to each DQ, DQSU, DQSU, DQSL, DQSL, DQSL, DMU, and DML signal. The ODT pin will be ignored if MR1 is programmed to disable ODT.      |
| RAS.<br>CAS. WE  | Input             | Command Inputs: $\overline{RAS}$ , $\overline{CAS}$ and $\overline{WE}$ (along with $\overline{CS}$ ) define the command being entered.   |
| DM, (DMU),<br>(DML)  | Input             | Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. For x8 device, the function of DM or TDQS/TDQS is enabled by Mode Register A11 setting in MR1.  |
| BA0 - BA2  | Input             | Bank Address Inputs: BA0 - BA2 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines if the mode register or extended mode register is to be accessed during a MRS cycle.   |
| A0 - A15   | Input             | Address Inputs: Provide the row address for Active commands and the column address for Read/Write commands to select one location out of the memory array in the respective bank. (A10/AP and A12/BC have additional functions, see below). The address inputs also provide the op-code during Mode Register Set commands.  |
| A10 / AP   | Input             | Auto-precharge: A10 is sampled during Read/Write commands to determine whether<br>Autoprecharge should be performed to the accessed bank after the Read/Write operation.<br>(HIGH: Autoprecharge; LOW: no Autoprecharge).A10 is sampled during a Precharge<br>command to determine whether the Precharge applies to one bank (A10 LOW) or all<br>banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank<br>addresses. |
| A12 / BC   | Input             | Burst Chop: A12 / BC is sampled during Read and Write commands to determine if burst chop (on-the-fly) will be performed.<br>(HIGH, no burst chop; LOW: burst chopped). See command truth table for details.  |
| RESET  | Input             | Active Low Asynchronous Reset: Reset is active when $\overrightarrow{\text{RESET}}$ is LOW, and inactive when $\overrightarrow{\text{RESET}}$ is HIGH. $\overrightarrow{\text{RESET}}$ must be HIGH during normal operation.<br>$\overrightarrow{\text{RESET}}$ is a CMOS rail-to-rail signal with DC high and low at 80% and 20% of V <sub>DD</sub> , i.e.<br>1.20V for DC high and 0.30V for DC low.  |
| DQ   | Input /<br>Output | Data Input/ Output: Bi-directional data bus.  |
| DQU, <u>DQL</u> ,<br>DQS, <u>DQS,</u><br>DQSU, <u>DQSU,</u><br>DQSL, <u>DQSL</u> | Input /<br>Output | Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. The data strobe DQS, DQSL, and DQSU are paired with differential signals DQS, DQSL, and DQSU, respectively, to provide differential pair signaling to the system during reads and writes. DDR3L SDRAM supports differential data strobe only and does not support single-ended.   |



| Symbol             | Туре   | Function  |
|--------------------|--------|---|
| TDQS, TDQS         | Output | Termination Data Strobe: TDQS/TDQS is applicable for x8 DRAMs only. When enabled via Mode Register A11 = 1 in MR1, the DRAM will enable the same termination resistance function on TDQS/TDQS that is applied to DQS/DQS. When disabled via mode register A11 = 0 in MR1, DM/TDQS will provide the data mask function and TDQS is not used. x4 DRAMs must disable the TDQS function via mode register A11 = 0 in MR1. |
| NC                 |        | No Connect: No internal electrical connection is present.   |
| NF                 |        | No Function   |
| V <sub>DDQ</sub>   | Supply | DQ Power Supply: 1.35 V +0.100/-0.067V  |
| V <sub>SSQ</sub>   | Supply | DQ Ground   |
| V <sub>DD</sub>    | Supply | Power Supply: 1.35 V +0.100/-0.067V   |
| V <sub>SS</sub>    | Supply | Ground  |
| V <sub>REFDQ</sub> | Supply | Reference voltage for DQ  |
| V <sub>REFCA</sub> | Supply | Reference voltage for CA  |
| ZQ                 | Supply | Reference Pin for ZQ calibration  |

Note:

Input only pins (BA0-BA2, A0-A15, RAS, CAS, WE, CS, CKE, ODT, DM, and RESET) do not supply termination.

# ROW AND COLUMN ADDRESS TABLE

#### 2Gb

| Configuration          | 256Mb x 8 | 128Mb x 16 |
|------------------------|-----------|------------|
| # of Banks             | 8         | 8          |
| Bank Address           | BAO - BA2 | BA0 - BA2  |
| Auto precharge         | A10/AP    | A10/AP     |
| BL switch on the fly   | A12/BC    | A12/BC     |
| Row Address            | A0 - A14  | A0 - A13   |
| Column Address         | A0 - A9   | A0 - A9    |
| Page size <sup>1</sup> | 1 KB      | 2 KB       |



**Note1:** Page size is the number of bytes of data delivered from the array to the internal sense amplifiers when an ACTIVE command is registered. Page size is per bank, calculated as follows:

page size = 2 <sup>COLBITS</sup> \* ORG ÷ 8

where COLBITS = the number of column address bits, ORG = the number of I/O (DQ) bits

# **Absolute Maximum Ratings**

#### **Absolute Maximum DC Ratings**

#### **Absolute Maximum DC Ratings**

| Symbol                             | Parameter                           | Rating           | Units | Notes |
|------------------------------------|-------------------------------------|------------------|-------|-------|
| VDD                                | Voltage on VDD pin relative to Vss  | - 0.4 V ~ 1.80 V | V     | 1,3   |
| VDDQ                               | Voltage on VDDQ pin relative to Vss | - 0.4 V ~ 1.80 V | V     | 1,3   |
| V <sub>IN</sub> , V <sub>OUT</sub> | Voltage on any pin relative to Vss  | - 0.4 V ~ 1.80 V | V     | 1     |
| T <sub>STG</sub>                   | Storage Temperature                 | -55 to +100      | °C    | 1, 2  |



#### **Absolute Maximum DC Ratings**

#### Notes:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- 3. VDD and VDDQ must be within 300mV of each other at all times; and VREF must not be greater than 0.6XVDDQ, When VDD and VDDQ are less than 500mV; VREF may be equal to or less than 300mV.

#### DRAM Component Operating Temperature Range

| Symbol            | Parameter                          | Rating    | Units | Notes |
|-------------------|------------------------------------|-----------|-------|-------|
|                   | Normal Operating Temperature Range | 0 to 85   | °C    | 1,2   |
| T <sub>OPER</sub> | Extended Temperature Range         | 85 to 95  | °C    | 1,4   |
| OFER              | Industrial Temperature Range       | -40 to 95 | °C    | 1,3,4 |

#### Temperature Range

Notes:

- 1. Operating Temperature TOPER is the case surface temperature on the center / top side of the DRAM. For measurement conditions, please refer to the JEDEC document JESD51-2.
- 2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 85oC under all operating conditions.
- 3. The Industrial Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between -40 - 85oC under all operating conditions.
- 4. Some applications require operation of the DRAM in the Extended Temperature Range between 85oC and 95oC case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
  - a. Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 µs.
  - b. If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0b and MR2 A7 = 1b).

# AC & DC Operating Conditions

#### **Recommended DC Operating Conditions**

#### Recommended DC Operating Conditions - DDR3L (1.35V) operation

|        |                |       | Rating |      |       |         |  |
|--------|----------------|-------|--------|------|-------|---------|--|
| Symbol | Parameter      | Min.  | Тур.   | Max. | Units | Notes   |  |
| VDD    | Supply Voltage | 1.283 | 1.35   | 1.45 | V     | 1,2,3,4 |  |



| VDDQ      | Supply Voltage for Output | 1.283 | 1.35 | 1.45 | V | 1,2,3,4 |
|-----------|---------------------------|-------|------|------|---|---------|
| <b></b> . |                           |       |      |      |   |         |

Notes:

- 1. Maximum DC value may not be greater than 1.425V. The DC value is the linear average of VDD/VDDQ (t) over a very long period of time (e.g., 1 sec).
- 2. If maximum limit is exceeded, input levels shall be governed by DDR3 specifications.
- 3. Under these supply voltages, the device operates to this DDR3L specification.
- 4. Once initialized for DDR3L operation, DDR3 operation may only be used if the device is in reset while VDD and VDDQ are changed for DDR3 operation (see Figure 0).

| <b>Recommended DC Operating Conditions - D</b> | DDR3 (1.5V) operation |
|--|-----------------------|
|--|-----------------------|

|        |                           |       | Rating |       | <b>.</b> |       |  |
|--------|---------------------------|-------|--------|-------|----------|-------|--|
| Symbol | Parameter                 | Min.  | Тур.   | Max.  | Units    | Notes |  |
| VDD    | Supply Voltage            | 1.425 | 1.5    | 1.575 | V        | 1,2,3 |  |
| VDDQ   | Supply Voltage for Output | 1.425 | 1.5    | 1.575 | V        | 1,2,3 |  |

Notes:

- 1. If minimum limit is exceeded, input levels shall be governed by DDR3L specifications.
- 2. Under 1.5V operation, this DDR3L device operates to the DDR3 specifications under the same speed timings as defined for this device.
- 3. Once initialized for DDR3 operation, DDR3L operation may only be used if the device is in reset while VDD and VDDQ are changed for DDR3L operation (see Figure 0).






Figure 0 - VDD/VDDQ Voltage Switch Between DDR3L and DDR3L



# IDD and IDDQ Specification Parameters and Test Conditions

#### IDD and IDDQ Measurement Conditions

In this chapter, IDD and IDDQ measurement conditions such as test load and patterns are defined. Figure 1. shows the setup and test load for IDD and IDDQ measurements.

- IDD currents (such as IDD0, IDD1, IDD2N, IDD2NT, IDD2P0, IDD2P1, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4W, IDD5B, IDD6, IDD6ET and IDD7) are measured as time-averaged currents with all VDD balls of the DDR3L SDRAM under test tied together. Any IDDQ current is not included in IDD currents.
- IDDQ currents (such as IDDQ2NT and IDDQ4R) are measured as time-averaged currents with all VDDQ balls of the DDR3L SDRAM under test tied together. Any IDD current is not included in IDDQ currents.

Attention: IDDQ values cannot be directly used to calculate IO power of the DDR3L SDRAM. They can be used to support correlation of simulated IO power to actual IO power as outlined in Figure 2. In DRAM module application, IDDQ cannot be measured separately since VDD and VDDQ are using one merged-power layer in Module PCB.

For IDD and IDDQ measurements, the following definitions apply:

- "0" and "LOW" is defined as VIN  $\leq V_{ILAC(max)}$ .
- "1" and "HIGH" is defined as VIN >= V<sub>IHAC(max)</sub>.
- "MID\_LEVEL" is defined as inputs are VREF = VDD/2.
- Timing used for IDD and IDDQ Measurement-Loop Patterns are provided in Table 1.
- Basic IDD and IDDQ Measurement Conditions are described in Table 2.
- Detailed IDD and IDDQ Measurement-Loop Patterns are described in Table 3 through Table 10.
- IDD Measurements are done after properly initializing the DDR3L SDRAM. This includes but is not limited to setting RON = RZQ/7 (34 Ohm in MR1);
  - Qoff =  $0_B$  (Output Buffer enabled in MR1); RTT\_Nom = RZQ/6 (40 Ohm in MR1); RTT\_Wr = RZQ/2 (120 Ohm in MR2);
  - TDQS Feature disabled in MR1
- Attention: The IDD and IDDQ Measurement-Loop Patterns need to be executed at least one time before actual IDD or IDDQ measurement is started.
- Define D = { $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ }:= {HIGH, LOW, LOW, LOW}
- Define  $\overline{D} = \{\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE}\} := \{HIGH, HIGH, HIGH, HIGH\}$








Figure 1 - Measurement Setup and Test Load for IDD and IDDQ (optional) Measurements [Note: DIMM level Output test load condition may be different from above]





Rev. 1.3 / Nov. 2015



|                            | Sumphal          | DDR3L-1066 | DDR3L-1333 | DDR3L-1600 | DDR3L-1866 | llmit |
|----------------------------|------------------|------------|------------|------------|------------|-------|
|                            | Symbol           | 7-7-7      | 9-9-9      | 11-11-11   | 13-13-13   | Unit  |
| t <sub>CK</sub>            |                  | 1.875      | 1.5        | 1.25       | 1.07       | ns    |
| CL                         |                  | 7          | 9          | 11         | 13         | nCK   |
| <i>n</i> <sub>RCD</sub>    |                  | 7          | 9          | 11         | 13         | nCK   |
| n <sub>RC</sub>            |                  | 27         | 33         | 39         | 45         | nCK   |
| n <sub>RAS</sub>           |                  | 20         | 24         | 28         | 32         | nCK   |
| n <sub>RP</sub>            |                  | 7          | 9          | 11         | 13         | nCK   |
|                            | 1KB page<br>size |            |            | 24         | 26         | nCK   |
| n <sub>FAW</sub>           | 2KB page<br>size | 27         | 30         | 32         | 33         | nCK   |
|                            | 1KB page<br>size | 4          | 4          | 5          | 5          | nCK   |
| n <sub>RRD</sub>           | 2KB page<br>size | 6          | 5 6        |            | 6          | nCK   |
| n <sub>RFC</sub> -         | 512Mb            | 48         | 60         | 72         | 85         | nCK   |
| <i>п</i> <sub>RFC</sub> -1 | l Gb             | 59         | 74         | 88         | 103        | nCK   |
| n <sub>RFC</sub> -         |                  | 86         | 107        | 128        | 150        | nCK   |
| n <sub>RFC</sub> -         | 4 Gb             | 139        | 174        | 208        | 243        | nCK   |
| n <sub>RFC</sub> -         | 8 Gb             | 187        | 234        | 280        | 328        | nCK   |

#### Table 1 -Timings used for IDD and IDDQ Measurement-Loop Patterns

#### Table 2 - Basic IDD and IDDQ Measurement Conditions

| Symbol                  | Description  |
|-------------------------|--|
|                         | Operating One Bank Active-Precharge Current  |
|                         | CKE: High; External clock: On; tCK, nRC, nRAS, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: High between ACT    |
| 1                       | and PRE; Command, Address, Bank Address Inputs: partially toggling according to Table 3; Data IO:                    |
| <b>J</b> <sub>DD0</sub> | MID-LEVEL; DM: stable at 0; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2, (see                 |
|                         | Table 3); Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0; Pattern Details: |
|                         | see Table 3.   |



| JDD1       Operating One Bank Active-Precharge Current         CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS. High between         ACT, RD and PRE; Command, Address; Bank Address Inputs, Data IO: partially toggling according to         Table 4; DM: stable at 0; Bank Activity: Cycling with on bank active at a time: 0,0,1,1,2,2, (see Table 4); Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ; ODT Signal: stable at 0; Pattern Details: see         Table 4.         Precharge Standby Current         CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,         Bank Address Inputs: partially toggling according to Table 5; Data IO: MID_LEVEL; DM: stable at 0;         Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: stable at 0;         Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: stable at 0;         Bank Address Inputs: partially toggling according to Table 6; Data IO: MID_LEVEL; DM: stable at 0;         Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: tog-gling according to Table 6; Pattern Details: see Table 6.         Precharge Power-Down Current         CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ; AL: 0; CS: stable at 1; Command, Address,         Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;         Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ; ODT Signal: sta  | Symbol                    | Description  |
|--|---------------------------|--|
| ACT, RD and PRE; Command, Address; Bank Address Inputs, Data IO: partially toggling according to         Table 4; DM: stable at 0; Bank Activity: Cycling with on bank active at a time: 0,0,1,1,2,2, (see Table 4); Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ; ODT Signal: stable at 0; Pattern Details: see         Table 4.         Precharge Standby Current         CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 5; Data IO: MID_LEVEL; DM: stable at 0;         Bank Address Inputs: partially toggling according to Table 5; Data IO: MID_LEVEL; DM: stable at 0;         Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ; ODT Signal: stable at 0; Pattern Details: see Table 5.         Precharge Standby ODT Current         CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 6; Data IO: MID_LEVEL; DM: stable at 0;         Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: tog-gling according to Table 6; Pattern Details: see Table 6.         Precharge Power-Down Current Slow Exit         CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Precharge Power Down Mode: Slow Exit <sup>c</sup> )         Precharge Power-Down Current Fast Exit         CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command,   |                           | Operating One Bank Active-Precharge Current  |
| <b>fob1</b> Table 4; DM: stable at 0; Bank Activity: Cycling with on bank active at a time: 0,0,1,1,2,2, (see Table 4); Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ; ODT Signal: stable at 0; Pattern Details: see Table 4. <b>Precharge Standby Current</b> CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 5; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: stable at 0; Pattern Details: see Table 5. <b>foD2N</b> Precharge Standby ODT Current         CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 6; Data IO: MID_LEVEL; DM: stable at 0; Bank Address Inputs: partially toggling according to Table 6; Data IO: MID_LEVEL; DM: stable at 0; Bank Address Inputs: partially toggling according to Table 6; Data IO: MID_LEVEL; DM: stable at 0; Bank Adtivity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: tog-gling according to Table 6; Pattern Details: see Table 6. <b>foD2P0</b> Precharge Power-Down Current Slow Exit <b>foD2P0</b> CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Precharge Power Down Mode: Slow Exit <sup>c</sup> ) <b>foD2P0</b> Precharge Power-Down Current Fast Exit <b>foD2P1</b> Precharge Power-Down Current Fast Exit <b>f</b> _DD2P1       Bank Address Inputs: stable at 0; Data I   |                           | CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; CS: High between  |
| Table 4; DM: stable at 0; Bank Activity: Cycling with on bank active at a time: 0,0,1,1,2,2, (see Table 4); Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: stable at 0; Pattern Details: see Table 4.         Precharge Standby Current         CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 5; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: stable at 0; Pattern Details: see Table 5.         Precharge Standby ODT Current         CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 6; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: stable at 0; Bank Address Inputs: partially toggling according to Table 6; Data IO: MID_LEVEL; DM: stable at 0; Bank Address Inputs: partially toggling according to Table 6; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: tog-gling according to Table 6; Pattern Details: see Table 6.         Precharge Power-Down Current Slow Exit       CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Precharge Power Down Mode: Slow Exit <sup>C</sup> )         Precharge Power-Down Current Fast Exit       CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activi  | <b>I</b>                  | ACT, RD and PRE; Command, Address; Bank Address Inputs, Data IO: partially toggling according to                     |
| Table 4.         Precharge Standby Current         CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: partially toggling according to Table 5; Data 10: MID_LEVEL; DM: stable at 0;<br>Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: stable<br>at 0; Pattern Details: see Table 5.         Precharge Standby ODT Current         CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: partially toggling according to Table 6; Data 10: MID_LEVEL; DM: stable at 0;<br>Bank Address Inputs: partially toggling according to Table 6; Data 10: MID_LEVEL; DM: stable at 0;<br>Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: tog-<br>gling according to Table 6; Pattern Details: see Table 6.         Precharge Power-Down Current Slow Exit         CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: stable at 0; Data 10: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;<br>Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: stable at 0; Precharge Power Down<br>Mode: Slow Exit <sup>(c)</sup> Precharge Power-Down Current Fast Exit         CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: stable at 0; Data 10: MID_LEVEL; DM: stable at 0; Precharge Power Down<br>Mode: Slow Exit <sup>(c)</sup> Precharge Power-Down Current Fast Exit         CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: stable   | 'DD1                      | Table 4; DM: stable at 0; Bank Activity: Cycling with on bank active at a time: 0,0,1,1,2,2, (see Table              |
| Precharge Standby Current         CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,         Bank Address Inputs: partially toggling according to Table 5; Data IO: MID_LEVEL; DM: stable at 0;         Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: stable at 0;         Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: stable at 0; Pattern Details: see Table 5.         Precharge Standby ODT Current         CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,         Bank Address Inputs: partially toggling according to Table 6; Data IO: MID_LEVEL; DM: stable at 0;         Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: tog-gling according to Table 6; Pattern Details: see Table 6.         Precharge Power-Down Current Slow Exit         CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,         Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Precharge Power Down         Mode: Slow Exit <sup>(C)</sup> Precharge Power-Down Current Fast Exit         CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,         Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Precharge Power Down         Mode: Slow Exit <sup>(C)</sup> Precharge Power-Down Current Fast Exit <th></th> <td>4); Output Buffer and RTT: Enabled in Mode Registers<sup>b)</sup>; ODT Signal: stable at 0; Pattern Details: see</td>   |                           | 4); Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0; Pattern Details: see   |
| IDD2N       CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 5; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: stable at 0; Pattern Details: see Table 5.         Precharge Standby ODT Current       CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 6; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: toggling according to Table 6; Pattern Details: see Table 6.         Precharge Power-Down Current Slow Exit       CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: toggling according to Table 6; Pattern Details: see Table 6.         Precharge Power-Down Current Slow Exit       CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Precharge Power Down Mode: Slow Exit <sup>c</sup> )         Precharge Power-Down Current Fast Exit       CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ; AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;         JDD2P1       Precharge Power-Down Current Fast Exit   |                           | Table 4.   |
| JDD2NBank Address Inputs: partially toggling according to Table 5; Data IO: MID_LEVEL; DM: stable at 0;<br>Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: stable<br>at 0; Pattern Details: see Table 5.JDD2NTPrecharge Standby ODT Current<br>CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: partially toggling according to Table 6; Data IO: MID_LEVEL; DM: stable at 0;<br>Bank Address Inputs: partially toggling according to Table 6; Data IO: MID_LEVEL; DM: stable at 0;<br>Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: tog-<br>gling according to Table 6; Pattern Details: see Table 6.JDD2POPrecharge Power-Down Current Slow Exit<br>CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Precharge Power Down<br>Mode: Slow Exit <sup>C</sup> )JDD2P0Precharge Power-Down Current Fast Exit<br>CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Precharge Power Down<br>Mode: Slow Exit <sup>C</sup> )JDD2P1Precharge Power-Down Current Fast Exit<br>CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;<br>Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: stable at 1; Command, Address,<br>Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;   |                           | Precharge Standby Current  |
| Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable<br>at 0; Pattern Details: see Table 5.Precharge Standby ODT CurrentCKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: partially toggling according to Table 6; Data IO: MID_LEVEL; DM: stable at 0;<br>Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: tog-<br>gling according to Table 6; Pattern Details: see Table 6.Precharge Power-Down Current Slow Exit<br>CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;<br>Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: tog-<br>gling according to Table 6; Pattern Details: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Precharge Power Down<br>Mode: Slow Exit <sup>C</sup> ) <b>/</b> DD2P0Precharge Power-Down Current Fast Exit<br>CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;<br>Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: stable at 1; Command, Address,<br>Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 1; Command, Address,<br>Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;  |                           | CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; CS: stable at 1; Command, Address, |
| at 0; Pattern Details: see Table 5.         Precharge Standby ODT Current         CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,         Bank Address Inputs: partially toggling according to Table 6; Data IO: MID_LEVEL; DM: stable at 0;         Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: tog-gling according to Table 6; Pattern Details: see Table 6.         Precharge Power-Down Current Slow Exit         CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,         Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;         Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: stable at 0; Bank Activity: all banks closed;         Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: stable at 0; Precharge Power Down         Mode: Slow Exit <sup>c</sup> )         Precharge Power-Down Current Fast Exit         CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,         Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Precharge Power Down         Mode: Slow Exit <sup>c</sup> )         Precharge Power-Down Current Fast Exit         CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,         Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; <th>I<sub>DD2N</sub></th> <td>Bank Address Inputs: partially toggling according to Table 5; Data IO: MID_LEVEL; DM: stable at 0;</td>   | I <sub>DD2N</sub>         | Bank Address Inputs: partially toggling according to Table 5; Data IO: MID_LEVEL; DM: stable at 0;                   |
| Precharge Standby ODT CurrentCKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: partially toggling according to Table 6; Data IO: MID_LEVEL; DM: stable at 0;<br>Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: tog-<br>gling according to Table 6; Pattern Details: see Table 6.Precharge Power-Down Current Slow Exit<br>CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;<br>Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;<br>Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: stable at 0; Precharge Power Down<br>Mode: Slow Exit <sup>C</sup> )Precharge Power-Down Current Fast Exit<br>CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Precharge Power Down<br>Mode: Slow Exit <sup>C</sup> )Precharge Power-Down Current Fast Exit<br>CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;  |                           | Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable |
| IDD2NTCKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: partially toggling according to Table 6; Data IO: MID_LEVEL; DM: stable at 0;<br>Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: tog-<br>gling according to Table 6; Pattern Details: see Table 6.Precharge Power-Down Current Slow Exit<br>CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;<br>Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: stable at 0; Precharge Power Down<br>Mode: Slow Exit <sup>C</sup> )IDD2P1Precharge Power-Down Current Fast Exit<br>CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Precharge Power Down<br>Mode: Slow Exit <sup>C</sup> )IDD2P1Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Precharge Power Down<br>Current Fast Exit<br>CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Precharge Power Down<br>Mode: Slow Exit <sup>C</sup> )  |                           | at 0; Pattern Details: see Table 5.  |
| JDD2NTBank Address Inputs: partially toggling according to Table 6; Data IO: MID_LEVEL; DM: stable at 0;<br>Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: tog-<br>gling according to Table 6; Pattern Details: see Table 6.Precharge Power-Down Current Slow ExitPrecharge Power-Down Current Slow ExitJDD2P0CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;<br>Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: stable at 0; Precharge Power Down<br>Mode: Slow Exit <sup>C</sup> JDD2P0Precharge Power-Down Current Fast Exit<br>CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Precharge Power Down<br>Mode: Slow Exit <sup>C</sup> )JDD2P1Precharge Power-Down Current Fast Exit<br>CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br>Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;   |                           | Precharge Standby ODT Current  |
| Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ; ODT Signal: tog-gling according to Table 6; Pattern Details: see Table 6.         Precharge Power-Down Current Slow Exit         CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,         Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;         Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ; ODT Signal: stable at 0; Precharge Power Down         Mode: Slow Exit <sup>C</sup> Precharge Power-Down Current Fast Exit         CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,         Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Precharge Power Down         Mode: Slow Exit <sup>C</sup> Precharge Power-Down Current Fast Exit         CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,         Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;  |                           | CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; CS: stable at 1; Command, Address, |
| gling according to Table 6; Pattern Details: see Table 6.         Precharge Power-Down Current Slow Exit         CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,         Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;         Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ; ODT Signal: stable at 0; Precharge Power Down         Mode: Slow Exit <sup>c</sup> )         Precharge Power-Down Current Fast Exit         CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ; AL: 0; CS: stable at 1; Command, Address,         Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;  | I <sub>DD2NT</sub>        | Bank Address Inputs: partially toggling according to Table 6; Data IO: MID_LEVEL; DM: stable at 0;                   |
| <ul> <li>Precharge Power-Down Current Slow Exit</li> <li>CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8<sup>a</sup>); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers<sup>b</sup>); ODT Signal: stable at 0; Precharge Power Down Mode: Slow Exit<sup>c</sup>)</li> <li>Precharge Power-Down Current Fast Exit</li> <li>CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8<sup>a</sup>); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Precharge Power Down Mode: Slow Exit<sup>c</sup>)</li> </ul>  |                           | Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: tog-   |
| <ul> <li>Image: Construction of the second state of the state of</li></ul> |                           | gling according to Table 6; Pattern Details: see Table 6.  |
| Image: Model Slow Exit <sup>c</sup> )       Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: stable at 0; Precharge Power Down Mode: Slow Exit <sup>c</sup> )         Image: Model Model Model Registers <sup>b</sup> ); ODT Signal: stable at 0; Precharge Power Down Current Fast Exit         Image: Model Registers Mo   |                           | Precharge Power-Down Current Slow Exit   |
| Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0; Precharge Power Down Mode: Slow Exit <sup>c)</sup> Precharge Power-Down Current Fast Exit         CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;  |                           | CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,  |
| Mode: Slow Exit <sup>c</sup> )         Precharge Power-Down Current Fast Exit         CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,         JDD2P1         Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;   | <b>/</b> <sub>DD2P0</sub> | Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;              |
| Precharge Power-Down Current Fast Exit         CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,         JDD2P1         Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;  |                           | Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0; Precharge Power Down       |
| CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,<br><b>J</b> <sub>DD2P1</sub> Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;   |                           | Mode: Slow Exit <sup>c)</sup>  |
| <b>J</b> <sub>DD2P1</sub> Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;  |                           | Precharge Power-Down Current Fast Exit   |
|  |                           | CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; CS: stable at 1; Command, Address,  |
| Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0; Precharge Power Down   | <b>/</b> <sub>DD2P1</sub> | Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;              |
|  |                           | Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0; Precharge Power Down       |
| Mode: Fast Exit <sup>c)</sup>  |                           | Mode: Fast Exit <sup>c)</sup>  |
| Precharge Quiet Standby Current  |                           | Precharge Quiet Standby Current  |
| CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Address,   | <b>In</b> ===             | CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; CS: stable at 1; Command, Address, |
| <b>J</b> <sub>DD2Q</sub> Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;   | UD2Q                      | Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed;              |
| Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ; ODT Signal: stable at 0  |                           | Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0                             |



| Active Standby Current         Active Standby Current         CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; CS: stable at 1; Command, Addr         Bank Address Inputs: partially toggling according to Table 5; Data IO: MID_LEVEL; DM: stable at 0;         Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: sta         at 0; Pattern Details: see Table 5.         Active Power-Down Current         CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; CS: stable at 1; Command, Addr         Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks op         Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0         Operating Burst Read Current         CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: High between RD; Command         Address, Bank Address Inputs: partially toggling according to Table 7; Data IO: seamless read data b         with different data between one burst and the next one according to Table 7; DM: stable at 0; Bank         Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,(see Table 7); Output Buf |
|--|
| JDD3N       Bank Address Inputs: partially toggling according to Table 5; Data IO: MID_LEVEL; DM: stable at 0;         Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: state at 0; Pattern Details: see Table 5.         Active Power-Down Current         CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Addr         Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks op         Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ; ODT Signal: stable at 0         Operating Burst Read Current         CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: High between RD; Comman         Address, Bank Address Inputs: partially toggling according to Table 7; DAta IO: seamless read data b         with different data between one burst and the next one according to Table 7; DM: stable at 0; Bank   |
| At 0; Pattern Details: see Table 5.         Active Power-Down Current         CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Addr         Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks op         Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: stable at 0         Operating Burst Read Current         CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: High between RD; Comman         Address, Bank Address Inputs: partially toggling according to Table 7; Data IO: seamless read data b         with different data between one burst and the next one according to Table 7; DM: stable at 0; Bank   |
| IDD3P       CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: stable at 1; Command, Addr         Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks op         Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ); ODT Signal: stable at 0         Operating Burst Read Current         CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: High between RD; Comman         Address, Bank Address Inputs: partially toggling according to Table 7; Data IO: seamless read data b         with different data between one burst and the next one according to Table 7; DM: stable at 0; Bank   |
| JDD3P       Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks op<br>Output Buffer and RTT: Enabled in Mode Registers <sup>b</sup> ; ODT Signal: stable at 0         Operating Burst Read Current       Operating Burst Read Current         CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: High between RD; Comman<br>Address, Bank Address Inputs: partially toggling according to Table 7; Data IO: seamless read data b<br>with different data between one burst and the next one according to Table 7; DM: stable at 0; Bank  |
| Joda       Operating Burst Read Current         CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: High between RD; Comman         Address, Bank Address Inputs: partially toggling according to Table 7; Data IO: seamless read data b         with different data between one burst and the next one according to Table 7; DM: stable at 0; Bank  |
| Joda       Operating Burst Read Current         CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: High between RD; Comman         Address, Bank Address Inputs: partially toggling according to Table 7; Data IO: seamless read data b         with different data between one burst and the next one according to Table 7; DM: stable at 0; Bank  |
| <b>J</b> <sub>DD4R</sub> Address, Bank Address Inputs: partially toggling according to Table 7; Data IO: seamless read data b with different data between one burst and the next one according to Table 7; DM: stable at 0; Bank   |
| <b>7</b> DD4R with different data between one burst and the next one according to Table 7; DM: stable at 0; Bank   |
|  |
|  |
| and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0; Pattern Details: see Table 7.  |
| Operating Burst Write Current  |
| CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a</sup> ); AL: 0; CS: High between WR; Commar  |
| Address, Bank Address Inputs: partially toggling according to Table 8; Data IO: seamless read data b   |
| <b>V</b> <sub>DD4W</sub> with different data between one burst and the next one according to Table 8; DM: stable at 0; Bank  |
| Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,(see Table 8); Output   |
| fer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at HIGH; Pattern Details: see Table 8  |
| Burst Refresh Current  |
| CKE: High; External clock: On; tCK, CL, nRFC: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; CS: High between REF; C  |
| Ирото mand, Address, Bank Address Inputs: partially toggling according to Table 9; Data IO: MID_LEVEL;   |
| stable at 0; Bank Activity: REF command every nREF (see Table 9); Output Buffer and RTT: Enabled   |
| Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0; Pattern Details: see Table 9.  |
| Self-Refresh Current: Normal Temperature Range   |
| T <sub>CASE</sub> : 0 - 85 <sup>o</sup> C; Auto Self-Refresh (ASR): Disabled <sup>d)</sup> ; Self-Refresh Temperature Range (SRT): Norma   |
| /DD6 CKE: Low; External clock: Off; CK and CK: LOW; CL: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; CS, Command, Addr  |
| Bank Address Inputs, Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: Self-Refresh operation; (   |
| put Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: MID_LEVEL  |



| Symbol                  | Description  |
|-------------------------|--|
|                         | Self-Refresh Current: Extended Temperature Range   |
|                         | T <sub>CASE</sub> : 0 - 95 °C; Auto Self-Refresh (ASR): Disabled <sup>d)</sup> ;Self-Refresh Temperature Range (SRT): Extend-                            |
| I <sub>DD6ET</sub>      | ed <sup>e)</sup> ; CKE: Low; External clock: Off; CK and $\overline{CK}$ : LOW; CL: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; $\overline{CS}$ , Command, |
|                         | Address, Bank Address Inputs, Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: Extended Tempera-  |
|                         | ture Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal:  |
|                         | MID_LEVEL  |
|                         | Operating Bank Interleave Read Current   |
|                         | CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, NRRD, nFAW, CL: see Table 1; BL: 8 <sup>a), f)</sup> ; AL: CL-                                      |
|                         | 1; CS: High between ACT and RDA; Command, Address, Bank Address Inputs: partially toggling accord-   |
| <b>I</b> <sub>DD7</sub> | ing to Table 10; Data IO: read data burst with different data between one burst and the next one   |
|                         | according to Table 10; DM: stable at 0; Bank Activity: two times interleaved cycling through banks (0,   |
|                         | 1,7) with different addressing, wee Table 10; Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ;   |
|                         | ODT Signal: stable at 0; Pattern Details: see Table 10.  |

a) Burst Length: BL8 fixed by MRS: set MR0 A[1,0]=00B

b) Output Buffer Enable: set MR1 A[12] = 0B; set MR1 A[5,1] = 01B; RTT\_Nom enable: set MR1 A[9,6,2] = 011B; RTT\_Wr enable: set MR2 A[10,9] = 10B

c) Precharge Power Down Mode: set MR0 A12=0B for Slow Exit or MR0 A12 = 1B for Fast Exit

d) Auto Self-Refresh (ASR): set MR2 A6 = 0B to disable or 1B to enable feature

e) Self-Refresh Temperature Range (SRT): set MR2 A7 = 0B for normal or 1B for extended temperature range

f) Read Burst Type: Nibble Sequential, set MR0 A[3] = 0B



# Table 3 - IDD0 Measurement-Loop Pattern<sup>a)</sup>

| ck, cK   | CKE         | Sub-Loop | Cycle<br>Number | Command                      | <u>cs</u>   | RAS    | CAS    | WE     | ODT      | BA[2:0] | A[15:11] | A[10] | A[9:7] | A[6:3] | A[2:0] | Data <sup>b)</sup> |  |
|----------|-------------|----------|-----------------|------------------------------|---|--------|--------|--------|----------|---------|----------|-------|--------|--------|--------|--------------------|--|
|          |             | 0        | 0               | ACT                          | 0   | 0      | 1      | 1      | 0        | 0       | 00       | 0     | 0      | 0      | 0      | -                  |  |
|          |             |          | 1,2             | D, D                         | 1   | 0      | 0      | 0      | 0        | 0       | 00       | 0     | 0      | 0      | 0      | -                  |  |
|          |             |          | 3,4             | $\overline{D}, \overline{D}$ | 1   | 1      | 1      | 1      | 0        | 0       | 00       | 0     | 0      | 0      | 0      | -                  |  |
|          |             |          |                 | repeat                       | patter  | m 1    | 4 unti | l nRAS | S - 1, † | trunca  | te if n  | ecess | ary    |        |        |                    |  |
|          |             |          | nRAS            | PRE                          | 0   | 0      | 1      | 0      | 0        | 0       | 00       | 0     | 0      | 0      | 0      | -                  |  |
|          |             |          |                 | repeat                       | epeat pattern 14 until nRC - 1, truncate if necessary           |        |        |        |          |         |          |       |        |        |        |                    |  |
|          | Static High |          | 1*nRC+0         | ACT                          | 0   | 0      | 1      | 1      | 0        | 0       | 00       | 0     | 0      | F      | 0      | -                  |  |
|          |             | 5        | 1*nRC+1, 2      | D, D                         | 1   | 0      | 0      | 0      | 0        | 0       | 00       | 0     | 0      | F      | 0      | -                  |  |
| bu       |             |          | 1*nRC+3, 4      | D, D                         | 1   | 1      | 1      | 1      | 0        | 0       | 00       | 0     | 0      | F      | 0      | -                  |  |
| toggling | tic F       |          |                 | repeat                       | repeat pattern 14 until 1*nRC + nRAS - 1, truncate if necessary |        |        |        |          |         |          |       |        |        |        |                    |  |
| to       | Sta         |          | 1*nRC+nRAS      | PRE                          | 0   | 0      | 1      | 0      | 0        | 0       | 00       | 0     | 0      | F      | 0      | -                  |  |
|          |             |          |                 | repeat                       | patte   | rn 1   | 4 unti | l 2*nF | RC - 1,  | trunc   | ate if   | neces | sary   |        |        |                    |  |
|          |             | 1        | 2*nRC           | repeat                       | Sub-L   | .oop C | ), use | BA[2:  | 0] = 1   | inste   | ad       |       |        |        |        |                    |  |
|          |             | 2        | 4*nRC           | repeat                       | Sub-L   | .oop C | ), use | BA[2:  | 0] = 2   | inste   | ad       |       |        |        |        |                    |  |
|          |             | 3        | 6*nRC           | repeat                       | Sub-L   | .oop C | ), use | BA[2:  | 0] = 3   | inste   | ad       |       |        |        |        |                    |  |
|          |             | 4        | 8*nRC           | repeat                       | Sub-L   | .oop C | ), use | BA[2:  | 0] = 4   | inste   | ad       |       |        |        |        |                    |  |
|          |             | 5        | 10*nRC          | repeat                       | Sub-L   | .oop C | ), use | BA[2:  | 0] = 5   | inste   | ad       |       |        |        |        |                    |  |
|          |             | 6        | 12*nRC          | repeat                       | Sub-L   | .oop C | ), use | BA[2:  | 0] = 6   | inste   | ad       |       |        |        |        |                    |  |
|          |             | 7        | 14*nRC          | repeat                       | Sub-L   | .oop C | ), use | BA[2:  | 0] = 7   | ' inste | ad       |       |        |        |        |                    |  |

a) DM must be driven LOW all the time. DQS,  $\overline{\text{DQS}}$  are MID-LEVEL.

b) DQ signals are MID-LEVEL.



| Table 4 - IDD1 | I Measurement-Loop Pattern <sup>a)</sup> |
|----------------|--|
|----------------|--|

| ck, cK   | CKE         | Sub-Loop | Cycle<br>Number | Command | <u>cs</u>  | RAS    | CAS    | WE     | ODT      | BA[2:0] | A[15:11] | A[10]   | A[9:7] | A[6:3]  | A[2:0] | Data <sup>b)</sup> |
|----------|-------------|----------|-----------------|---------|--|--------|--------|--------|----------|---------|----------|---------|--------|---------|--------|--------------------|
|          |             | 0        | 0               | ACT     | 0  | 0      | 1      | 1      | 0        | 0       | 00       | 0       | 0      | 0       | 0      | -                  |
|          |             |          | 1,2             | D, D    | 1  | 0      | 0      | 0      | 0        | 0       | 00       | 0       | 0      | 0       | 0      | -                  |
|          | Static High |          | 3,4             | D, D    | 1  | 1      | 1      | 1      | 0        | 0       | 00       | 0       | 0      | 0       | 0      | -                  |
|          |             |          |                 | repeat  | patte  | rn 1   | 4 unti | I nRCI | D - 1,   | trunca  | ite if n | ecess   | ary    |         |        |                    |
|          |             |          | nRCD            | RD      | 0  | 1      | 0      | 1      | 0        | 0       | 00       | 0       | 0      | 0       | 0      | 00000000           |
|          |             |          |                 | repeat  | patte  | rn 1   | 4 unti | l nRAS | 5 - 1, t | runca   | te if ne | ecessa  | ary    |         |        |                    |
|          |             |          | nRAS            | PRE     | 0  | 0      | 1      | 0      | 0        | 0       | 00       | 0       | 0      | 0       | 0      | -                  |
|          |             |          |                 | repeat  | repeat pattern 14 until nRC - 1, truncate if necessary               |        |        |        |          |         |          |         |        |         |        |                    |
|          |             |          | 1*nRC+0         | ACT     | 0  | 0      | 1      | 1      | 0        | 0       | 00       | 0       | 0      | F       | 0      | -                  |
|          |             |          | 1*nRC+1,2       | D, D    | 1  | 0      | 0      | 0      | 0        | 0       | 00       | 0       | 0      | F       | 0      | -                  |
| bu       |             |          | 1*nRC+3,4       | D, D    | 1  | 1      | 1      | 1      | 0        | 0       | 00       | 0       | 0      | F       | 0      | -                  |
| toggling | tic F       |          |                 | repeat  | repeat pattern nRC + 1,4 until nRC + nRCE - 1, truncate if necessary |        |        |        |          |         |          |         |        |         |        |                    |
| to       | Sta         |          | 1*nRC+nRCD      | RD      | 0  | 1      | 0      | 1      | 0        | 0       | 00       | 0       | 0      | F       | 0      | 00110011           |
|          |             |          |                 | repeat  | patte  | rn nR( | C + 1, | 4 ur   | ntil nR  | C + n   | RAS -    | 1, trui | ncate  | if nece | ssary  |                    |
|          |             |          | 1*nRC+nRAS      | PRE     | 0  | 0      | 1      | 0      | 0        | 0       | 00       | 0       | 0      | F       | 0      | -                  |
|          |             |          |                 | repeat  | patte  | rn nR( | C + 1, | 4 ur   | ntil *2  | nRC -   | 1, tru   | ncate   | if nec | essary  |        |                    |
|          |             | 1        | 2*nRC           | repeat  | Sub-L  | .oop C | ), use | BA[2:  | 0] = 1   | instea  | ad       |         |        |         |        |                    |
|          |             | 2        | 4*nRC           | repeat  | Sub-L  | .oop C | ), use | BA[2:  | 0] = 2   | inste   | ad       |         |        |         |        |                    |
|          |             | 3        | 6*nRC           | repeat  | Sub-L  | .oop C | ), use | BA[2:  | 0] = 3   | inste   | ad       |         |        |         |        |                    |
|          |             | 4        | 8*nRC           | repeat  | Sub-L  | .oop C | ), use | BA[2:  | 0] = 4   | inste   | ad       |         |        |         |        |                    |
|          |             | 5        | 10*nRC          | repeat  | Sub-L  | .oop C | ), use | BA[2:  | 0] = 5   | inste   | ad       |         |        |         |        |                    |
|          |             | 6        | 12*nRC          | repeat  | Sub-L  | .oop C | ), use | BA[2:  | 0] = 6   | inste   | ad       |         |        |         |        |                    |
|          |             | 7        | 14*nRC          | repeat  | Sub-L  | oop C  | ), use | BA[2:  | 0] = 7   | inste   | ad       |         |        |         |        |                    |

a) DM must be driven LOW all the time. DQS, DQS are used according to RD Commands, otherwise MID-LEVEL.
b) Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID\_LEVEL.



| ск, <u>ск</u> | CKE    | Sub-Loop | Cycle<br>Number | Command                                    | <u>cs</u>                                  | RAS    | CAS   | WE     | ODT    | BA[2:0] | A[15:11] | A[10] | A[9:7] | A[6:3] | A[2:0] | Data <sup>b)</sup> |
|---------------|--------|----------|-----------------|--|--|--------|-------|--------|--------|---------|----------|-------|--------|--------|--------|--------------------|
|               | High   | 0        | 0               | D  | 1  | 0      | 0     | 0      | 0      | 0       | 0        | 0     | 0      | 0      | 0      | -                  |
|               |        |          | 1               | D  | 1  | 0      | 0     | 0      | 0      | 0       | 0        | 0     | 0      | 0      | 0      | -                  |
|               |        |          | 2               | D  | 1  | 1      | 1     | 1      | 0      | 0       | 0        | 0     | 0      | F      | 0      | -                  |
|               |        |          | 3               | D  | 1  | 1      | 1     | 1      | 0      | 0       | 0        | 0     | 0      | F      | 0      | -                  |
| gr            |        | 1        | 4-7             | repeat Sub-Loop 0, use BA[2:0] = 1 instead |  |        |       |        |        |         |          |       |        |        |        |                    |
| toggling      |        | 2        | 8-11            | repeat                                     | repeat Sub-Loop 0, use BA[2:0] = 2 instead |        |       |        |        |         |          |       |        |        |        |                    |
| to            | Static | 3        | 12-15           | repeat                                     | Sub-L                                      | .oop 0 | , use | BA[2:0 | )] = 3 | instea  | d        |       |        |        |        |                    |
|               |        | 4        | 16-19           | repeat                                     | Sub-L                                      | .oop 0 | , use | BA[2:0 | )] = 4 | instea  | d        |       |        |        |        |                    |
|               |        | 5        | 20-23           | repeat                                     | Sub-L                                      | .oop 0 | , use | BA[2:0 | )] = 5 | instea  | d        |       |        |        |        |                    |
|               |        | 6        | 24-17           | repeat                                     | Sub-L                                      | .oop 0 | , use | BA[2:0 | )] = 6 | instea  | d        |       |        |        |        |                    |
|               |        | 7        | 28-31           | repeat                                     | Sub-L                                      | .oop 0 | , use | BA[2:0 | )] = 7 | instea  | d        |       |        |        |        |                    |

# Table 5 - IDD2N and IDD3N Measurement-Loop Pattern<sup>a)</sup>

a) DM must be driven LOW all the time. DQS, DQS are MID-LEVEL.

b) DQ signals are MID-LEVEL.

| ск, <u>ск</u> | CKE    | Sub-Loop | Cycle<br>Number | Command  | CS    | RAS    | CAS   | WE    | ODT     | BA[2:0] | A[15:11] | A[10] | A[9:7] | A[6:3] | A[2:0] | Data <sup>b)</sup> |
|---------------|--------|----------|-----------------|--|-------|--------|-------|-------|---------|---------|----------|-------|--------|--------|--------|--------------------|
|               |        | 0        | 0               | D  | 1     | 0      | 0     | 0     | 0       | 0       | 0        | 0     | 0      | 0      | 0      | -                  |
|               |        |          | 1               | D  | 1     | 0      | 0     | 0     | 0       | 0       | 0        | 0     | 0      | 0      | 0      | -                  |
|               |        |          | 2               | D  | 1     | 1      | 1     | 1     | 0       | 0       | 0        | 0     | 0      | F      | 0      | -                  |
|               |        |          | 3               | D  | 1     | 1      | 1     | 1     | 0       | 0       | 0        | 0     | 0      | F      | 0      | -                  |
| bu            | High   | 1        | 4-7             | repeat   | Sub-L | .oop 0 | , but | ODT = | = 0 and | d BA[2  | 2:0] =   | 1     |        |        |        |                    |
| toggling      |        | 2        | 8-11            | repeat   | Sub-L | .oop 0 | , but | ODT = | = 1 and | d BA[2  | 2:0] =   | 2     |        |        |        |                    |
| to            | Static | 3        | 12-15           | repeat   | Sub-L | .oop 0 | , but | ODT = | = 1 and | d BA[2  | 2:0] =   | 3     |        |        |        |                    |
|               |        | 4        | 16-19           | repeat   | Sub-L | .oop 0 | , but | ODT = | = 0 and | d BA[2  | 2:0] =   | 4     |        |        |        |                    |
|               |        | 5        | 20-23           | repeat Sub-Loop 0, but ODT = 0 and BA[2:0] = 5 |       |        |       |       |         |         |          |       |        |        |        |                    |
|               |        | 6        | 24-17           | repeat Sub-Loop 0, but ODT = 1 and BA[2:0] = 6 |       |        |       |       |         |         |          |       |        |        |        |                    |
|               |        | 7        | 28-31           | repeat Sub-Loop 0, but ODT = 1 and BA[2:0] = 7 |       |        |       |       |         |         |          |       |        |        |        |                    |

# Table 6 - IDD2NT and IDDQ2NT Measurement-Loop Pattern<sup>a)</sup>

a) DM must be driven LOW all the time. DQS,  $\overline{\text{DQS}}$  are MID-LEVEL.

b) DQ signals are MID-LEVEL.



| ck, cK   | CKE    | Sub-Loop | Cycle<br>Number | Command | CS    | RAS    | CAS   | WE     | ODT    | BA[2:0] | A[15:11] | A[10] | A[9:7] | A[6:3] | A[2:0] | Data <sup>b)</sup> |
|----------|--------|----------|-----------------|---------|-------|--------|-------|--------|--------|---------|----------|-------|--------|--------|--------|--------------------|
|          |        | 0        | 0               | RD      | 0     | 1      | 0     | 1      | 0      | 0       | 00       | 0     | 0      | 0      | 0      | 00000000           |
|          |        |          | 1               | D       | 1     | 0      | 0     | 0      | 0      | 0       | 00       | 0     | 0      | 0      | 0      | -                  |
|          |        |          | 2,3             | D,D     | 1     | 1      | 1     | 1      | 0      | 0       | 00       | 0     | 0      | 0      | 0      | -                  |
|          |        |          | 4               | RD      | 0     | 1      | 0     | 1      | 0      | 0       | 00       | 0     | 0      | F      | 0      | 00110011           |
|          |        |          | 5               | D       | 1     | 0      | 0     | 0      | 0      | 0       | 00       | 0     | 0      | F      | 0      | -                  |
| bu       | High   |          | 6,7             | D,D     | 1     | 1      | 1     | 1      | 0      | 0       | 00       | 0     | 0      | F      | 0      | -                  |
| toggling |        | 1        | 8-15            | repeat  | Sub-L | .oop C | , but | BA[2:0 | )] = 1 |         |          |       |        |        |        |                    |
| to       | Static | 2        | 16-23           | repeat  | Sub-L | .oop C | , but | BA[2:0 | )] = 2 |         |          |       |        |        |        |                    |
|          |        | 3        | 24-31           | repeat  | Sub-L | .oop C | , but | BA[2:0 | 0] = 3 |         |          |       |        |        |        |                    |
|          |        | 4        | 32-39           | repeat  | Sub-L | .oop 0 | , but | BA[2:0 | 0] = 4 |         |          |       |        |        |        |                    |
|          |        | 5        | 40-47           | repeat  | Sub-L | .oop C | , but | BA[2:0 | )] = 5 |         |          |       |        |        |        |                    |
|          |        | 6        | 48-55           | repeat  | Sub-L | .oop C | , but | BA[2:0 | )] = 6 |         |          |       |        |        |        |                    |
|          |        | 7        | 56-63           | repeat  | Sub-L | .oop C | , but | BA[2:0 | )] = 7 |         |          |       |        |        |        |                    |

# Table 7 - IDD4R and IDDQ4R Measurement-Loop Pattern<sup>a)</sup>

a) DM must be driven LOW all the time. DQS, DQS are used according to RD Commands, otherwise MID-LEVEL.

b) Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.



| ck, <u>ck</u> | CKE    | Sub-Loop | Cycle<br>Number | Command | CS    | RAS    | CAS     | WE     | ODT    | BA[2:0] | A[15:11] | A[10] | A[9:7] | A[6:3] | A[2:0] | Data <sup>b)</sup> |
|---------------|--------|----------|-----------------|---------|-------|--------|---------|--------|--------|---------|----------|-------|--------|--------|--------|--------------------|
|               |        | 0        | 0               | WR      | 0     | 1      | 0       | 0      | 1      | 0       | 00       | 0     | 0      | 0      | 0      | 00000000           |
|               |        |          | 1               | D       | 1     | 0      | 0       | 0      | 1      | 0       | 00       | 0     | 0      | 0      | 0      | -                  |
|               |        |          | 2,3             | D,D     | 1     | 1      | 1       | 1      | 1      | 0       | 00       | 0     | 0      | 0      | 0      | -                  |
|               |        |          | 4               | WR      | 0     | 1      | 0       | 0      | 1      | 0       | 00       | 0     | 0      | F      | 0      | 00110011           |
|               |        |          | 5               | D       | 1     | 0      | 0       | 0      | 1      | 0       | 00       | 0     | 0      | F      | 0      | -                  |
| bu            | High   |          | 6,7             | D,D     | 1     | 1      | 1       | 1      | 1      | 0       | 00       | 0     | 0      | F      | 0      | -                  |
| toggling      | tic F  | 1        | 8-15            | repeat  | Sub-L | .oop 0 | , but I | BA[2:0 | )] = 1 |         |          |       |        |        |        |                    |
| to            | Static | 2        | 16-23           | repeat  | Sub-L | .oop 0 | , but   | BA[2:0 | )] = 2 |         |          |       |        |        |        |                    |
|               |        | 3        | 24-31           | repeat  | Sub-L | .oop 0 | , but   | BA[2:0 | 0] = 3 |         |          |       |        |        |        |                    |
|               |        | 4        | 32-39           | repeat  | Sub-L | .oop 0 | , but   | BA[2:0 | 0] = 4 |         |          |       |        |        |        |                    |
|               |        | 5        | 40-47           | repeat  | Sub-L | .oop 0 | , but   | BA[2:0 | 0] = 5 |         |          |       |        |        |        |                    |
|               |        | 6        | 48-55           | repeat  | Sub-L | .oop 0 | , but   | BA[2:0 | 0] = 6 |         |          |       |        |        |        |                    |
|               |        | 7        | 56-63           | repeat  | Sub-L | .oop 0 | , but   | BA[2:0 | 0] = 7 |         |          |       |        |        |        |                    |

# Table 8 - IDD4W Measurement-Loop Pattern<sup>a)</sup>

a) DM must be driven LOW all the time. DQS, DQS are used according to WR Commands, otherwise MID-LEVEL.
b) Burst Sequence driven on each DQ signal by Write Command. Outside burst operation, DQ signals are MID-LEVEL.

| ск, <u>ск</u> | CKE    | Sub-Loop | Cycle<br>Number | Command  | <u>cs</u>                        | RAS  | CAS   | WE     | ODT    | BA[2:0] | A[15:11] | A[10] | A[9:7] | A[6:3] | A[2:0] | Data <sup>b)</sup> |
|---------------|--------|----------|-----------------|--|----------------------------------|------|-------|--------|--------|---------|----------|-------|--------|--------|--------|--------------------|
|               |        | 0        | 0               | REF  | 0                                | 0    | 0     | 1      | 0      | 0       | 0        | 0     | 0      | 0      | 0      | -                  |
|               |        | 1        | 1.2             | D, D   | 1                                | 0    | 0     | 0      | 0      | 0       | 00       | 0     | 0      | 0      | 0      | -                  |
|               |        |          | 3,4             | D, D   | 1                                | 1    | 1     | 1      | 0      | 0       | 00       | 0     | 0      | F      | 0      | -                  |
|               |        |          | 58              | repeat   | epeat cycles 14, but BA[2:0] = 1 |      |       |        |        |         |          |       |        |        |        |                    |
| bu            | High   |          | 912             | repeat   | epeat cycles 14, but BA[2:0] = 2 |      |       |        |        |         |          |       |        |        |        |                    |
| toggling      |        |          | 1316            | repeat   | cycles                           | 5 14 | , but | BA[2:0 | )] = 3 |         |          |       |        |        |        |                    |
| to            | Static |          | 1720            | repeat   | cycles                           | 5 14 | , but | BA[2:0 | )] = 4 |         |          |       |        |        |        |                    |
|               |        |          | 2124            | repeat   | cycles                           | s 14 | , but | BA[2:0 | )] = 5 |         |          |       |        |        |        |                    |
|               |        |          | 2528            | repeat cycles 14, but BA[2:0] = 6                          |                                  |      |       |        |        |         |          |       |        |        |        |                    |
|               |        |          | 2932            | repeat cycles 14, but BA[2:0] = 7                          |                                  |      |       |        |        |         |          |       |        |        |        |                    |
|               |        | 2        | 33nRFC-1        | repeat Sub-Loop 1, until nRFC - 1. Truncate, if necessary. |                                  |      |       |        |        |         |          |       |        |        |        |                    |

Table 9 - IDD5B Measurement-Loop Pattern<sup>a)</sup>

a) DM must be driven LOW all the time. DQS,  $\overline{\text{DQS}}$  are MID-LEVEL.

b) DQ signals are MID-LEVEL.



#### Table 10 - IDD7 Measurement-Loop Pattern<sup>a)</sup>

ATTENTION! Sub-Loops 10-19 have inverse A[6:3] Pattern and Data Pattern than Sub-Loops 0-9

| ck, ck   | CKE         | Sub-Loop           | Cycle<br>Number   | Command     | CS         | RAS        | CAS       | WE     | ODT     | BA[2:0] | A[15:11]     | A[10]      | A[9:7]  | A[6:3]       | A[2:0]  | Data <sup>b)</sup> |
|----------|-------------|--------------------|---|-------------|------------|------------|-----------|--------|---------|---------|--------------|------------|---------|--------------|---------|--------------------|
|          |             | 0                  | 0   | ACT         | 0          | 0          | 1         | 1      | 0       | 0       | 00           | 0          | 0       | 0            | 0       | -                  |
|          |             |                    | 1   | RDA         | 0          | 1          | 0         | 1      | 0       | 0       | 00           | 1          | 0       | 0            | 0       | 00000000           |
|          |             |                    | 2   | D           | 1          | 0          | 0         | 0      | 0       | 0       | 00           | 0          | 0       | 0            | 0       | -                  |
|          |             |                    |   | repeat      | above      | e D C      | omma      | ind ur | itil nR | RD - 1  | 1            | 1          | 1       |              | 1       |                    |
|          |             |                    | nRRD  | ACT         | 0          | 0          | 1         | 1      | 0       | 1       | 00           | 0          | 0       | F            | 0       | -                  |
|          |             | 1                  | nRRD+1  | RDA         | 0          | 1          | 0         | 1      | 0       | 1       | 00           | 1          | 0       | F            | 0       | 00110011           |
|          |             | 1                  | nRRD+2  | D           | 1          | 0          | 0         | 0      | 0       | 1       | 00           | 0          | 0       | F            | 0       | -                  |
|          |             |                    |   | repeat      | above      | e D C      | omma      | ind ur | ntil 2* | nRRD    | ) - 1        |            |         | 1            |         |                    |
|          |             | 2                  | 2*nRRD  | repeat      | Sub-L      | oop (      | ), but    | BA[2   | = [0:   | 2       |              |            |         |              |         |                    |
|          |             | 3                  | 3*nRRD  | repeat      | Sub-L      | _oop ´     | I, but    | BA[2   | = [0:   | 3       |              |            |         |              |         |                    |
|          |             | 4                  | 4*nRRD  | D           | 1          | 0          | 0         | 0      | 0       | 3       | 00           | 0          | 0       | F            | 0       | -                  |
|          |             | 4                  |   | Assert      |            |            |           |        |         |         | itil nFA     | W -        | 1, if n | ecessa       | ary     |                    |
|          |             | 5                  | nFAW  | repeat      | Sub-L      | _oop (     | ), but    | BA[2   | = [0:   | 4       |              |            |         |              |         |                    |
|          |             | 6                  | nFAW+nRRD   | repeat      | Sub-L      | _oop ´     | I, but    | BA[2   | = [0:   | 5       |              |            |         |              |         |                    |
|          |             | 7                  | nFAW+2*nRRD   | repeat      |            | •          |           | -      | -       |         |              |            |         |              |         |                    |
|          |             | 8                  | nFAW+3*nRRD   | repeat      | Sub-L      | _oop ´     | I, but    | BA[2   | = [0:   | 7       |              |            |         |              |         |                    |
| 5        | ЧĜ          | 9                  | nFAW+4*nRRD   | D           | 1          | 0          | 0         | 0      | 0       | 7       | 00           | 0          | 0       | F            | 0       | -                  |
| toggling | Static High |                    |   | Assert      |            | epeat      | abov      | e D Co |         |         |              | nFAW       | / - 1,  | if nece      | -       |                    |
| ogo      | atic        |                    | 2*nFAW+0  | ACT         | 0          | 0          | 1         | 1      | 0       | 0       | 00           | 0          | 0       | F            | 0       | -                  |
| -        | St          | 10                 | 2*nFAW+1  | RDA         | 0          | 1          | 0         | 1      | 0       | 0       | 00           | 1          | 0       | F            | 0       | 00110011           |
|          |             | 10                 | 2&nFAW+2  | D           | 1          | 0          | 0         | 0      | 0       | 0       | 00           | 0          | 0       | F            | 0       | -                  |
|          |             |                    |   | Repeat      |            |            | omm       | and u  | ntil 2* | f nFAV  | r            | RRD -      | 1       |              |         |                    |
|          |             |                    | 2*nFAW+nRRD   | ACT         | 0          | 0          | 1         | 1      | 0       | 1       | 00           | 0          | 0       | 0            | 0       | -                  |
|          |             | 11                 | 2*nFAW+nRRD+1   | RDA         | 0          | 1          | 0         | 1      | 0       | 1       | 00           | 1          | 0       | 0            | 0       | 00000000           |
|          |             |                    | 2&nFAW+nRRD+  | D           | 1          | 0          | 0         | 0      | 0       | 1       | 00           | 0          | 0       | 0            | 0       | -                  |
|          |             |                    | 2   | Repeat      |            |            |           |        |         |         | V + 2        | * nRR      | 2D - 1  |              |         |                    |
|          |             | 12                 | 2*nFAW+2*nRRD   | repeat      |            | •          |           | -      | -       |         |              |            |         |              |         |                    |
|          |             | 13                 | 2*nFAW+3*nRRD   | repeat      |            |            |           |        |         | -       |              | 1          | 1       | 1            | 1       |                    |
|          |             | 14                 | 2*nFAW+4*nRRD   | D<br>Assert | 1<br>and r | 0<br>onoat | 0<br>abov |        | 0       | 3       | 00<br>til 2* | 0<br>nEA\A | 0       | 0<br>if poce | 0       | -                  |
|          |             | 15                 | 3*nFAW  | repeat      |            | •          |           |        |         |         | itii J       | III AM     | v = 1,  |              | -35ai y |                    |
|          |             | 16                 | 3*nFAW+nRRD   | repeat      |            |            |           |        |         |         |              |            |         |              |         |                    |
|          |             | 10                 | 3*nFAW+2*nRRD   | repeat      |            |            |           |        |         |         |              |            |         |              |         |                    |
|          |             | 17                 | 3*nFAW+3*nRRD   |             |            |            |           |        |         |         |              |            |         |              |         |                    |
|          |             |                    |   |             |            |            |           |        |         |         |              |            |         |              |         |                    |
|          |             | 19 3*nFAW + 4*nRRD |   |             |            |            |           |        |         |         |              |            |         |              |         |                    |
|          |             |                    | Assert and repeat above D Command until 4* nFAW - 1, if necessary |             |            |            |           |        |         |         |              |            |         |              |         |                    |

a) DM must be driven LOW all the time. DQS, DQS are used according to RD Commands, otherwise MID-LEVEL.

b) Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.



#### **IDD Specifications**

IDD values are for full operating range of voltage and temperature unless otherwise noted.

#### **IDD** Specification

| Speed Grade<br>Bin            | DDR3L - 1066<br>7-7-7 | DDR3 L- 1333<br>9-9-9 | DDR3L - 1600<br>11-11-11 | DDR3L - 1866<br>13-13-13 | Unit | Notes |
|-------------------------------|-----------------------|-----------------------|--------------------------|--------------------------|------|-------|
| Symbol                        | Max.                  | Max.                  | Max.                     | Max.                     |      |       |
| 1                             | 28                    | 28                    | 28                       | 32                       | mA   | x8    |
| / <sub>DD0</sub>              | 33                    | 33                    | 35                       | 36                       | mA   | x16   |
| 1                             | 32                    | 32                    | 32                       | 36                       | mA   | x8    |
| / <sub>DD01</sub>             | 41                    | 41                    | 45                       | 45                       | mA   | x16   |
| 1                             | 11                    | 11                    | 11                       | 11                       | mA   | x8    |
| <b>/</b> <sub>DD2P0</sub>     | 11                    | 11                    | 11                       | 11                       | mA   | x16   |
| ,                             | 11                    | 11                    | 11                       | 11                       | mA   | x8    |
| <b>/</b> <sub>DD2P1</sub>     | 14                    | 14                    | 14                       | 14                       | mA   | x16   |
| 1                             | 13                    | 14                    | 14                       | 16                       | mA   | x8    |
| / <sub>DD2N</sub>             | 14                    | 14                    | 14                       | 16                       | mA   | x16   |
| ,                             | 15                    | 16                    | 18                       | 19                       | mA   | x8    |
| / <sub>DD2NT</sub>            | 16                    | 16                    | 18                       | 19                       | mA   | x16   |
| ,                             | 14                    | 14                    | 16                       | 16                       | mA   | x8    |
| I <sub>DD2Q</sub>             | 16                    | 16                    | 16                       | 16                       | mA   | x16   |
| ,                             | 19                    | 19                    | 19                       | 20                       | mA   | x8    |
| / <sub>DD3P</sub>             | 23                    | 24                    | 24                       | 25                       | mA   | x16   |
| ,                             | 23                    | 24                    | 25                       | 26                       | mA   | x8    |
| / <sub>DD3N</sub>             | 29                    | 31                    | 32                       | 33                       | mA   | x16   |
| ,                             | 50                    | 63                    | 69                       | 82                       | mA   | x8    |
| / <sub>DD4R</sub>             | 90                    | 100                   | 110                      | 125                      | mA   | x16   |
| ,                             | 54                    | 68                    | 74                       | 87                       | mA   | x8    |
| / <sub>DD4w</sub>             | 95                    | 105                   | 115                      | 130                      | mA   | x16   |
| ,                             | 143                   | 143                   | 146                      | 146                      | mA   | x8    |
| I <sub>DD5</sub>              | 150                   | 150                   | 155                      | 155                      | mA   | x16   |
| 1                             | 9                     | 9                     | 9                        | 9                        | mA   | x8    |
| <b>/</b> <sub>DD6</sub>       | 9                     | 9                     | 9                        | 9                        | mA   | x16   |
| I <sub>DD6 (</sub> Low Power) | 6                     | 6                     | 6                        | 6                        | mA   | x8/16 |
| •                             | 11                    | 11                    | 11                       | 11                       | mA   | x8    |
| I <sub>DD6ET</sub>            | 11                    | 11                    | 11                       | 11                       | mA   | x16   |
| 1                             | 104                   | 114                   | 115                      | 130                      | mA   | x8    |
| I <sub>DD7</sub>              | 180                   | 180                   | 185                      | 189                      | mA   | x16   |

#### Notes:

1. Applicable for MR2 settings A6=0 and A7=0. Temperature range for IDD6 is 0 -  $85^{\circ}$ C.

2. Applicable for MR2 settings A6=0 and A7=1. Temperature range for IDD6ET is 0 -  $95^{\circ}$ C.



# Input/Output Capacitance

| Parameter   | Symbol                      | DDR3L | -1066 | DDR3I | L-1333 | DDR3I | -1600 | DDR3 | L-1866 | Units | Notes    |
|---|-----------------------------|-------|-------|-------|--------|-------|-------|------|--------|-------|----------|
| Parameter   | Symbol                      | Min   | Max   | Min   | Мах    | Min   | Мах   | Min  | Мах    | Units | Notes    |
| Input/output ca <u>pacitance</u><br>(DQ, DM, DQS, DQS, TDQS,<br>TDQS) | C <sub>IO</sub>             | 1.4   | 2.7   | 1.4   | 2.5    | 1.4   | 2.3   | 1.4  | 2.2    | pF    | 1,2,3    |
| Input capacitance, CK and CK  | С <sub>СК</sub>             | 0.8   | 1.6   | 0.8   | 1.4    | 0.8   | 1.4   | 0.8  | 1.3    | pF    | 2,3      |
| Input ca <u>pa</u> citance delta<br>CK and CK                         | C <sub>DCK</sub>            | 0     | 0.15  | 0     | 0.15   | 0     | 0.15  | 0    | 0.15   | pF    | 2,3,4    |
| Input cap <u>acita</u> nce delta,<br>DQS and DQS                      | C <sub>DDQS</sub>           | 0     | 0.20  | 0     | 0.15   | 0     | 0.15  | 0    | 0.15   | pF    | 2,3,5    |
| Input capacitance<br>(All other input-only pins)                      | CI                          | 0.75  | 1.35  | 0.75  | 1.3    | 0.75  | 1.3   | 0.75 | 1.2    | pF    | 2,3,6    |
| Input capacitance delta<br>(All CTRL input-only pins)                 | C <sub>DI_CTRL</sub>        | -0.5  | 0.3   | -0.4  | 0.2    | -0.4  | 0.2   | -0.4 | 0.2    | pF    | 2,3,7,8  |
| Input capacitance delta<br>(All ADD/CMD input-only<br>pins)           | C <sub>DI_ADD_</sub><br>CMD | -0.5  | 0.5   | -0.4  | 0.4    | -0.4  | 0.4   | -0.4 | 0.4    | pF    | 2,3,9,10 |
| Input/output capacitance<br>delta<br>(DQ, DM, DQS, DQS)               | C <sub>DIO</sub>            | -0.5  | 0.3   | -0.5  | 0.3    | -0.5  | 0.3   | -0.5 | 0.3    | pF    | 2,3,11   |
| Input/output capacitance of ZQ pin                                    | CZQ                         | -     | 3     | -     | 3      | -     | 3     | -    | 3      | pF    | 2,3,12   |

Notes:

1. Although the DM, TDQS and TDQS pins have different functions, the loading matches DQ and DQS.

- This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147("PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER(VNA)") with VDD, VDDQ, VSS,VSSQ applied and all other pins floating (except the pin under test, CKE, RESET and ODT as necessary). VDD=VDDQ=1.5V, VBIAS=VDD/2 and on-die termination off.
- 3. This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here
- 4. Absolute value of  $C_{CK}$ - $C_{\overline{CK}}$ .
- 5. Absolute value of  $C_{IO}(DQS)-C_{IO}(\overline{DQS})$ .
- 6. C<sub>1</sub> applies to ODT, CS, CKE, A0-A15, BA0-BA2, RAS, CAS, WE.
- 7.  $C_{DI \ CTR}$  applies to ODT,  $\overline{CS}$  and CKE.
- 8.  $C_{DI\_CTRL}=C_1(CNTL) 0.5 * C_1(CLK) + C_1(\overline{CLK}))$
- 9. C<sub>DI ADD CMD</sub> applies to A0-A15, BA0-BA2,  $\overline{RAS}$ ,  $\overline{CAS}$  and  $\overline{WE}$ .
- 10.  $C_{DI\_ADD\_CMD} = C_{I}(ADD\_CMD) 0.5*(C_{I}(CLK) + C_{I}(\overline{CLK}))$
- 11.  $C_{DIO} = C_{IO}(DQ) 0.5*(C_{IO}(DQS) + C_{IO}(\overline{DQS}))$
- 12. Maximum external load capacitance an ZQ pin: 5 pF.



# **Standard Speed Bins**

DDR3L SDRAM Standard Speed Bins include tCK, tRCD, tRP, tRAS and tRC for each corresponding bin.

#### DDR3L-1066 Speed Bins

|         | Speed Bin                     |                      | DDR3L  | 1066      |                 |                         |
|---------|-------------------------------|----------------------|--------|-----------|-----------------|-------------------------|
| C       | L - nRCD - nR                 | Р                    | 7-7    | 7-7       | Unit            | Note                    |
| Par     | rameter                       | Symbol               | min    | max       |                 |                         |
|         | ad command to<br>st data      | t <sub>AA</sub>      | 13.125 | 20        | ns              |                         |
|         | iternal read or<br>delay time | t <sub>RCD</sub>     | 13.125 | _         | ns              |                         |
| PRE con | nmand period                  | t <sub>RP</sub>      | 13.125 | _         | ns              |                         |
|         | ACT or REF<br>and period      | t <sub>RC</sub>      | 50.625 | _         | ns              |                         |
|         | PRE command<br>period         | t <sub>RAS</sub>     | 37.5   | 9 * tREFI | ns              |                         |
| CL = 5  | CWL = 5                       | t <sub>CK(AVG)</sub> | 3.0    | 3.3       | ns              | 1, 2, 3, 4, 6,<br>12,13 |
| 02 0    | CWL = 6                       | t <sub>CK(AVG)</sub> | Rese   | erved     | ns              | 4                       |
| CL = 6  | CWL = 5                       | t <sub>CK(AVG)</sub> | 2.5    | 3.3       | ns              | 1, 2, 3, 6              |
| CL = 0  | CWL = 6                       | t <sub>CK(AVG)</sub> | Rese   | erved     | ns              | 1, 2, 3, 4              |
| CL = 7  | CWL = 5                       | t <sub>CK(AVG)</sub> | Rese   | erved     | ns              | 4                       |
| CL = 7  | CWL = 6                       | t <sub>CK(AVG)</sub> | 1.875  | < 2.5     | ns              | 1, 2, 3, 4              |
| CL = 8  | CWL = 5                       | t <sub>CK(AVG)</sub> | Rese   | erved     | ns              | 4                       |
| UL = 8  | CWL = 6                       | t <sub>CK(AVG)</sub> | 1.875  | < 2.5     | ns              | 1, 2, 3                 |
| Su      | oported CL Setti              | ngs                  | 5, 6,  | , 7, 8    | n <sub>CK</sub> | 13                      |
| Sup     | ported CWL Set                | tings                | 5,     | 6         | n <sub>CK</sub> |                         |



# DDR3L-1333 Speed Bins

|         | Speed Bin                    |                      | Γ                                | DDR3L-1333              |                 |                         |
|---------|------------------------------|----------------------|----------------------------------|-------------------------|-----------------|-------------------------|
| С       | L - nRCD - n                 | RP                   |                                  | 9-9-9                   | Unit            | Note                    |
|         | ameter                       | Symbol               | min                              | max                     |                 |                         |
|         | rnal read<br>d to first data | t <sub>AA</sub>      | 13.5<br>(13.125) <sup>5,11</sup> | 20                      | ns              |                         |
|         | ternal read or<br>delay time | t <sub>RCD</sub>     | 13.5<br>(13.125) <sup>5,11</sup> | _                       | ns              |                         |
| PRE com | mand period                  | t <sub>RP</sub>      | 13.5<br>(13.125) <sup>5,11</sup> | _                       | ns              |                         |
|         | ACT or REF<br>and period     | t <sub>RC</sub>      | 49.5<br>(49.125) <sup>5,11</sup> | _                       | ns              |                         |
|         | RE command<br>period         | t <sub>RAS</sub>     | 36                               | 9 * tREFI               | ns              |                         |
| CL = 5  | CWL = 5                      | t <sub>CK(AVG)</sub> | 3.0                              | 3.3                     | ns              | 1, 2, 3, 4,<br>7, 12,13 |
| 02 - 0  | CWL = 6, 7                   | t <sub>CK(AVG)</sub> |                                  | Reserved                | ns              | 4                       |
|         | CWL = 5                      | t <sub>CK(AVG)</sub> | 2.5                              | 3.3                     | ns              | 1, 2, 3, 7              |
| CL = 6  | CWL = 6                      | t <sub>CK(AVG)</sub> |                                  | Reserved                | ns              | 1, 2, 3, 4, 7           |
|         | CWL = 7                      | t <sub>CK(AVG)</sub> |                                  | Reserved                | ns              | 4                       |
|         | CWL = 5                      | t <sub>CK(AVG)</sub> |                                  | Reserved                | ns              | 4                       |
| CL = 7  | CWL = 6                      | <i>t</i>             | 1.875                            | < 2.5                   | 20              | 1 2 2 4 7               |
| CL = 7  | CVVL = 0                     | t <sub>CK(AVG)</sub> |                                  | (Optional) <sup>5</sup> | ns              | 1, 2, 3, 4, 7           |
|         | CWL = 7                      | t <sub>CK(AVG)</sub> |                                  | Reserved                | ns              | 1, 2, 3, 4              |
|         | CWL = 5                      | t <sub>CK(AVG)</sub> |                                  | Reserved                | ns              | 4                       |
| CL = 8  | CWL = 6                      | t <sub>CK(AVG)</sub> | 1.875                            | < 2.5                   | ns              | 1, 2, 3, 7              |
|         | CWL = 7                      | t <sub>CK(AVG)</sub> |                                  | Reserved                | ns              | 1, 2, 3, 4              |
| CL = 9  | CWL = 5, 6                   | t <sub>CK(AVG)</sub> |                                  | Reserved                | ns              | 4                       |
| CL = 9  | CWL = 7                      | t <sub>CK(AVG)</sub> | 1.5                              | <1.875                  | ns              | 1, 2, 3, 4              |
|         | CWL = 5, 6                   | t <sub>CK(AVG)</sub> |                                  | Reserved                | ns              | 4                       |
| CL = 10 | CWL = 7                      | t <sub>CK(AVG)</sub> | 1.5                              | <1.875                  | ns              | 1, 2, 3                 |
|         |                              |                      |                                  | (Optional)              | ns              | 5                       |
|         | ported CL Set                | •                    | 5, 6                             | 6, 8, (7), 9, (10)      | n <sub>CK</sub> |                         |
| Supp    | oorted CWL Se                | ettings              |                                  | 5, 6, 7                 | n <sub>CK</sub> |                         |



### DDR3L-1600 Speed Bins

|         | Speed Bin                    |                      | C                                 | DR3L-1600               |                 |                         |
|---------|------------------------------|----------------------|-----------------------------------|-------------------------|-----------------|-------------------------|
| С       | L - nRCD - n                 | RP                   |                                   | 11-11-11                | Unit            | Note                    |
| Par     | ameter                       | Symbol               | min                               | max                     |                 |                         |
|         | rnal read<br>d to first data | t <sub>AA</sub>      | 13.75<br>(13.125) <sup>5,11</sup> | 20                      | ns              |                         |
|         | ternal read or<br>delay time | t <sub>RCD</sub>     | 13.75<br>(13.125) <sup>5,11</sup> | _                       | ns              |                         |
| PRE com | mand period                  | t <sub>RP</sub>      | 13.75<br>(13.125) <sup>5,11</sup> | _                       | ns              |                         |
|         | ACT or REF<br>and period     | t <sub>RC</sub>      | 48.75<br>(48.125) <sup>5,11</sup> | _                       | ns              |                         |
|         | RE command<br>period         | t <sub>RAS</sub>     | 35                                | 9 * tREFI               | ns              |                         |
| CL = 5  | CWL = 5                      | t <sub>CK(AVG)</sub> | 3.0                               | 3.3                     | ns              | 1, 2, 3, 4,<br>8, 12,13 |
|         | CWL = 6, 7                   | t <sub>CK(AVG)</sub> |                                   | Reserved                | ns              | 4                       |
|         | CWL = 5                      | t <sub>CK(AVG)</sub> | 2.5                               | 3.3                     | ns              | 1, 2, 3, 8              |
| CL = 6  | CWL = 6                      | t <sub>CK(AVG)</sub> |                                   | Reserved                | ns              | 1, 2, 3, 4, 8           |
|         | CWL = 7                      | t <sub>CK(AVG)</sub> |                                   | Reserved                | ns              | 4                       |
|         | CWL = 5                      | t <sub>CK(AVG)</sub> |                                   | Reserved                | ns              | 4                       |
|         | CWL = 6                      | t <sub>CK(AVG)</sub> | 1.875                             | < 2.5                   | ns              | 1, 2, 3, 4, 8           |
| CL = 7  |                              | ·CK(AVG)             |                                   | (Optional) <sup>5</sup> | 113             |                         |
|         | CWL = 7                      | t <sub>CK(AVG)</sub> |                                   | Reserved                | ns              | 1, 2, 3, 4, 8           |
|         | CWL = 8                      | t <sub>CK(AVG)</sub> |                                   | Reserved                | ns              | 4                       |
|         | CWL = 5                      | t <sub>CK(AVG)</sub> |                                   | Reserved                | ns              | 4                       |
| CL = 8  | CWL = 6                      | t <sub>CK(AVG)</sub> | 1.875                             | < 2.5                   | ns              | 1, 2, 3, 8              |
| 02 - 0  | CWL = 7                      | t <sub>CK(AVG)</sub> |                                   | Reserved                | ns              | 1, 2, 3, 4, 8           |
|         | CWL = 8                      | t <sub>CK(AVG)</sub> |                                   | Reserved                | ns              | 1, 2, 3, 4              |
|         | CWL = 5, 6                   | t <sub>CK(AVG)</sub> |                                   | Reserved                | ns              | 4                       |
| CL = 9  | CWL = 7                      | t <sub>CK(AVG)</sub> | 1.5                               | <1.875                  | ns              | 1, 2, 3, 4, 8           |
| 02 /    |                              |                      |                                   | (Optional) <sup>5</sup> | 115             |                         |
|         | CWL = 8                      | t <sub>CK(AVG)</sub> |                                   | Reserved                | ns              | 1, 2, 3, 4              |
|         | CWL = 5, 6                   | t <sub>CK(AVG)</sub> |                                   | Reserved                | ns              | 4                       |
| CL = 10 |                              | t <sub>CK(AVG)</sub> | 1.5                               | <1.875                  | ns              | 1, 2, 3, 8              |
|         | CWL = 8                      | t <sub>CK(AVG)</sub> |                                   | Reserved                | ns              | 1, 2, 3, 4              |
| CL = 11 | CWL = 5, 6, 7                | t <sub>CK(AVG)</sub> |                                   | Reserved                | ns              | 4                       |
|         | CWL = 8                      | t <sub>CK(AVG)</sub> | 1.25                              | <1.5                    | ns              | 1, 2, 3                 |
| Sup     | ported CL Set                | tings                | 5, 6,                             | (7), 8, (9), 10, 11     | n <sub>CK</sub> |                         |
| Supp    | orted CWL Se                 | ttings               |                                   | 5, 6, 7, 8              | n <sub>CK</sub> |                         |



# DDR3L-1866 Speed Bins

|         | Speed Bin                     |                      | C                                 | DR3L-1866             |                 |               |
|---------|-------------------------------|----------------------|-----------------------------------|-----------------------|-----------------|---------------|
| (       | CL - nRCD - nR                | P                    |                                   | 13-13-13              | Unit            | Note          |
| Pa      | rameter                       | Symbol               | min                               | max                   |                 |               |
|         | read command<br>first data    | t <sub>AA</sub>      | 13.91<br>(13.125) <sup>5,14</sup> | 20                    | ns              |               |
|         | nternal read or<br>delay time | t <sub>RCD</sub>     | 13.91<br>(13.125) <sup>5,14</sup> | _                     | ns              |               |
|         | mmand period                  | t <sub>RP</sub>      | 13.91<br>(13.125) <sup>5,14</sup> | _                     | ns              |               |
|         | PRE command<br>period         | t <sub>RAS</sub>     | 34                                | 9 * tREFI             | ns              |               |
|         | ACT or PRE<br>nand period     | t <sub>RC</sub>      | 47.91<br>(47.125) <sup>5,14</sup> | -                     | ns              |               |
| CL = 5  | CWL = 5                       | t <sub>CK(AVG)</sub> | 3.0                               | 3.3                   | ns              | 1, 2, 3, 4, 9 |
| GL = 0  | CWL = 6,7,8,9                 | t <sub>CK(AVG)</sub> |                                   | Reserved              | ns              | 4             |
|         | CWL = 5                       | t <sub>CK(AVG)</sub> | 2.5                               | 3.3                   | ns              | 1, 2, 3, 9    |
| CL = 6  | CWL = 6                       | t <sub>CK(AVG)</sub> |                                   | Reserved              | ns              | 1, 2, 3, 4, 9 |
|         | CWL = 7,8,9                   | t <sub>CK(AVG)</sub> |                                   | Reserved              | ns              | 4             |
|         | CWL = 5                       | t <sub>CK(AVG)</sub> |                                   | Reserved              | ns              | 4             |
| CL = 7  | CWL = 6                       | t <sub>CK(AVG)</sub> | 1.875                             | < 2.5                 | ns              | 1, 2, 3, 4, 9 |
|         | CWL = 7,8,9                   | t <sub>CK(AVG)</sub> |                                   | Reserved              | ns              | 4             |
|         | CWL = 5                       | t <sub>CK(AVG)</sub> |                                   | Reserved              | ns              | 4             |
|         | CWL = 6                       | t <sub>CK(AVG)</sub> | 1.875                             | < 2.5                 | ns              | 1, 2, 3, 9    |
| CL = 8  | CWL = 7                       | t <sub>CK(AVG)</sub> |                                   | Reserved              | ns              | 1, 2, 3, 4, 9 |
|         | CWL = 8,9                     | t <sub>CK(AVG)</sub> |                                   | Reserved              | ns              | 4             |
|         | CWL = 5, 6                    | t <sub>CK(AVG)</sub> |                                   | Reserved              | ns              | 4             |
|         | CWL = 7                       | t <sub>CK(AVG)</sub> | 1.5                               | <1.875                | ns              | 1, 2, 3, 4, 9 |
| CL = 9  | CWL = 8                       | t <sub>CK(AVG)</sub> |                                   | Reserved              | ns              | 1, 2, 3, 4, 9 |
|         | CWL = 9                       | t <sub>CK(AVG)</sub> |                                   | Reserved              | ns              | 4             |
|         | CWL = 5, 6                    | t <sub>CK(AVG)</sub> |                                   | Reserved              | ns              | 4             |
| CL = 10 | CWL = 7                       | t <sub>CK(AVG)</sub> | 1.5                               | <1.875                | ns              | 1, 2, 3, 9    |
|         | CWL = 8                       | t <sub>CK(AVG)</sub> |                                   | Reserved              | ns              | 1, 2, 3, 4, 9 |
|         | CWL = 5, 6, 7                 | t <sub>CK(AVG)</sub> |                                   | Reserved              | ns              | 4             |
| CL = 11 |                               | t <sub>CK(AVG)</sub> | 1.25                              | <1.5                  | ns              | 1, 2, 3, 4, 9 |
|         | CWL = 9                       | t <sub>CK(AVG)</sub> |                                   | Reserved              | ns              | 1, 2, 3, 4    |
|         | CWL = 5, 6, 7, 8              | t <sub>CK(AVG)</sub> |                                   | Reserved              | ns              | 4             |
| CL = 12 | CWL = 9                       | t <sub>CK(AVG)</sub> |                                   | Reserved              | ns              | 1,2,3,4       |
|         | CWL = 5, 6, 7, 8              | t <sub>CK(AVG)</sub> |                                   | Reserved              | ns              | 4             |
| CL = 13 | CWL = 9                       | t <sub>CK(AVG)</sub> | 1.07                              | <1.25                 | ns              | 1, 2, 3       |
| Su      | pported CL Setti              |                      |                                   | 0, 13, (7), (9), (11) | n <sub>CK</sub> |               |
|         | ported CWL Set                | -                    |                                   | 5, 6, 7, 8, 9         | n <sub>CK</sub> |               |



#### Speed Bin Table Notes


Absolute Specification ( $T_{OPER}$ ;  $V_{DDO} = V_{DD} = 1.5V + -0.075 V$ );


- 1. The CL setting and CWL setting result in tCK(AVG).MIN and tCK(AVG).MAX requirements. When making a selection of tCK(AVG), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
- tCK(AVG).MIN limits: Since CAS Latency is not purely analog data and strobe output are synchronized by the DLL - all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard tCK(AVG) value (3.0, 2.5, 1.875, 1.5, or 1.25 ns) when calculating CL [nCK] = tAA [ns] / tCK(AVG) [ns], rounding up to the next 'Supported CL', where tCK(AVG) = 3.0 ns should only be used for CL = 5 calculation.
- 3. tCK(AVG).MAX limits: Calculate tCK(AVG) = tAA.MAX / CL SELECTED and round the resulting tCK(AVG) down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875 ns or 1.25 ns). This result is tCK(AVG).MAX corresponding to CL SELECTED.
- 4. 'Reserved' settings are not allowed. User must program a different value.
- 5. 'Optional' settings allow certain devices in the industry to support this setting, however, it is not a mandatory feature. Refer to SK Hynix DIMM data sheet and/or the DIMM SPD information if and how this setting is supported.
- 6. Any DDR3L-1066 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 7. Any DDR3L-1333 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 8. Any DDR3L-1600 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 9. Any DDR3L-1866 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 10. Any DDR3L-2133 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 11. SK Hynix DDR3L SDRAM devices supporting optional down binning to CL=7 and CL=9, and tAA/tRCD/ tRP must be 13.125 ns or lower. SPD settings must be programmed to match. For example, DDR3L-1333H devices supporting down binning to DDR3L-1066F should program 13.125 ns in SPD bytes for tAAmin (Byte 16), tRCDmin (Byte 18), and tRPmin (Byte 20). DDR3L-1600K devices supporting down binning to DDR3L-1333H or DDR3L-1600F should program 13.125 ns in SPD bytes for tAAmin (Byte 16), tRCDmin (Byte 18), and tRPmin (Byte 20). Once tRP (Byte 20) is programmed to 13.125ns, tRCmin (Byte 21,23) also should be programmed accordingly. For example, 49.125ns (tRASmin + tRPmin = 36 ns + 13.125 ns) for DDR3L-1333H and 48.125ns (tRASmin + tRPmin = 35 ns + 13.125 ns) for DDR3L-1600K.
- 12. DDR3L 800 AC timing apply if DRAM operates at lower than 800 MT/s data rate.
- 13. For CL5 support, refer to DIMM SPD information. DRAM is required to support CL5. CL5 is not mandatory in SPD coding.
- 14. SK Hynix DDR3L SDRAM devices supporting optional down binning to CL=11, CL=9 and CL=7, tAA/ tRCD/tRPmin must be 13.125ns. SPD setting must be programed to match. For example, DDR3L-1866M devices supporting down binning to DDR3L-1600K or DDR3L-1333H or 1066F should program 13.125ns in SPD bytes for tAAmin(byte 16), tRCDmin(byte 18) and tRPmin(byte 20) is programmed to 13.125ns, tRCmin(byte 21,23) also should be programmed accordingly. For example, 47.125ns (tRASmin + tRPmin = 34ns +13.125ns)




# **Package Dimensions**

Package Dimension(x8): 78Ball Fine Pitch Ball Grid Array Outline





#### Package Dimension(x16): 96Ball Fine Pitch Ball Grid Array Outline



FRONT VIEW