



SLPS254A - FEBRUARY 2010-REVISED JULY 2010

# 30V, N-Channel NexFET™ Power MOSFETs

Check for Samples: CSD17305Q5A

#### **FEATURES**

- **Optimized for 5V Gate Drive**
- Ultralow Q<sub>g</sub> and Q<sub>gd</sub>
- **Low Thermal Resistance**
- **Avalanche Rated**
- **Pb Free Terminal Plating**
- **RoHS Compliant**
- **Halogen Free**
- SON 5-mm × 6-mm Plastic Package


### **APPLICATIONS**


- **Notebook Point of Load**
- Point-of-Load Synchronous Buck in **Networking, Telecom and Computing Systems**

### **DESCRIPTION**

The NexFET™ power MOSFET has been designed to minimize losses in power conversion applications, and optimized for 5V gate drive applications.

### **Top View**





#### **PRODUCT SUMMARY**

V <sub>DS</sub>	Drain to Source Voltage 30					
$Q_g$	Gate Charge Total (4.5V)	14.1				
$Q_{gd}$	Gate Charge Gate to Drain	Charge Gate to Drain 3				
		$V_{GS} = 3V$	3.9	mΩ		
R <sub>DS(on)</sub>	Drain to Source On Resistance	$V_{GS} = 4.5V$	2.8	mΩ		
		V <sub>GS</sub> = 8V 2.4		mΩ		
$V_{GS(th)}$	Threshold Voltage	1.1	V			

#### **ORDERING INFORMATION**


Device	Package	Media	Qty	Ship
CSD17305Q5A	SON 5-mm × 6-mm Plastic Package	13-Inch Reel	2500	Tape and Reel

#### **ABSOLUTE MAXIMUM RATINGS**

T <sub>A</sub> = 2	5°C unless otherwise stated	VALUE	UNIT
$V_{DS}$	Drain to Source Voltage	30	٧
$V_{GS}$	Gate to Source Voltage	+10 / -8	٧
	Continuous Drain Current, T <sub>C</sub> = 25°C	100	Α
I <sub>D</sub>	Continuous Drain Current <sup>(1)</sup>	29	Α
I <sub>DM</sub>	Pulsed Drain Current, T <sub>A</sub> = 25°C <sup>(2)</sup>	181	Α
$P_D$	Power Dissipation <sup>(1)</sup>	3.1	W
T <sub>J</sub> , T <sub>STG</sub>	Operating Junction and Storage Temperature Range	-55 to 150	°C
E <sub>AS</sub>	Avalanche Energy, single pulse $I_D=78A,\ L=0.1mH,\ R_G=25\Omega$	304	mJ

- (1) Typical  $R_{\theta JA} = 40^{\circ}\text{C/W}$  on a 1-inch<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz. (0.071-mm thick) Cu pad on a 0.06-inch (1.52-mm) thick FR4 PCB.
- (2) Pulse duration ≤300µs, duty cycle ≤2%

### **GATE CHARGE**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NexFET is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **ELECTRICAL CHARACTERISTICS**

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Static Cl	naracteristics					
BV <sub>DSS</sub>	Drain to Source Voltage	$V_{GS} = 0V, I_D = 250\mu A$	30			V
I <sub>DSS</sub>	Drain to Source Leakage Current	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 24V			1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{DS} = 0V, V_{GS} = +10/-8V$			100	nA
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	0.9	1.1	1.6	V
		$V_{GS} = 3V, I_D = 30A$		3.9	5.4	mΩ
R <sub>DS(on)</sub>	Drain to Source On Resistance	$V_{GS} = 4.5V, I_D = 30A$		2.8	3.6	mΩ
		$V_{GS} = 8V, I_{D} = 30A$		2.4	mΩ	
g <sub>fs</sub> Transconductance		V <sub>DS</sub> = 15V, I <sub>D</sub> = 30A		139		S
Dynamic	: Characteristics				<u>"</u>	
C <sub>iss</sub>	Input Capacitance			2000	2600	pF
C <sub>oss</sub>	Output Capacitance	$V_{GS} = 0V, V_{DS} = 15V,$ f = 1MHz		1100	1430	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 - 11/11/2		79	103	pF
$R_G$	Series Gate Resistance			1	2	Ω
Qg	Gate Charge Total (4.5V)			14.1	18.3	nC
$Q_{gd}$	Gate Charge Gate to Drain	$V_{DS} = 15V$ ,		3		nC
Q <sub>gs</sub>	Transconductance c Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Series Gate Resistance Gate Charge Total (4.5V)	$I_D = 30A$		4.5		nC
Q <sub>g(th)</sub>	Gate Charge at Vth			2.2		nC
Q <sub>oss</sub>	Output Charge	$V_{DS} = 13.5V, V_{GS} = 0V$		27		nC
t <sub>d(on)</sub>	Turn On Delay Time			8.9		ns
t <sub>r</sub>	Rise Time	$V_{DS} = 15V, V_{GS} = 4.5V, I_{D} = 30A$		16.5		ns
t <sub>d(off)</sub>	Turn Off Delay Time	$R_G = 2\Omega$		20		ns
t <sub>f</sub>	Fall Time			7.9		ns
Diode Cl	haracteristics					
V <sub>SD</sub>	Diode Forward Voltage	I <sub>SD</sub> = 30A, V <sub>GS</sub> = 0V		0.85	1	V
Q <sub>rr</sub>	Reverse Recovery Charge	V <sub>DD</sub> = 13.5V, I <sub>F</sub> = 30A,		34		nC
t <sub>rr</sub>	Reverse Recovery Time	di/dt = 300A/μs		27		ns

### THERMAL CHARACTERISTICS


(T<sub>A</sub> = 25°C unless otherwise stated)

	PARAMETER	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Thermal Resistance Junction to Case <sup>(1)</sup>			1.3	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient (1) (2)			50	°C/W


 $R_{\theta JC}$  is determined with the device mounted on a 1-inch<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz. (0.071-mm thick) Cu pad on a 1.5-inch × 1.5-inch (3.81-cm × 3.81-cm), 0.06-inch (1.52-mm) thick FR4 PCB.  $R_{\theta JC}$  is specified by design, whereas  $R_{\theta JA}$  is determined by the user's board design. Device mounted on FR4 material with 1-inch<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz. (0.071-mm thick) Cu.

Submit Documentation Feedback





Max  $R_{\theta JA} = 50^{\circ} C/W$  when mounted on 1 inch² (6.45 cm²) of 2-oz. (0.071-mm thick) Cu.



Max  $R_{\theta JA} = 120^{\circ} C/W$  when mounted on a minimum pad area of 2-oz. (0.071-mm thick) Cu.

## TYPICAL MOSFET CHARACTERISTICS

(T<sub>A</sub> = 25°C unless otherwise stated)




Figure 1. Transient Thermal Impedance

Submit Documentation Feedback



# **TYPICAL MOSFET CHARACTERISTICS (continued)**

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 




Figure 2. Saturation Characteristics




Figure 3. Transfer Characteristics




Figure 4. Gate Charge




Figure 5. Capacitance




Figure 6. Threshold Voltage vs. Temperature




Figure 7. On-State Resistance vs. Gate to Source Voltage



# **TYPICAL MOSFET CHARACTERISTICS (continued)**

(T<sub>A</sub> = 25°C unless otherwise stated)




Figure 8. Normalized On-State Resistance vs. Temperature




Figure 9. Typical Diode Forward Voltage




Figure 10. Maximum Safe Operating Area




Figure 11. Single Pulse Unclamped Inductive Switching






Figure 12. Maximum Drain Current vs. Temperature




# **MECHANICAL DATA**

# **Q5A Package Dimensions**





Side View



**Bottom View** 

θ E1 = E Front View

M0135-01

DIM		MILLIMETERS	
DIM	MIN	NOM	MAX
А	0.90	1.00	1.10
b	0.33	0.41	0.51
С	0.20	0.25	0.34
D1	4.80	4.90	5.00
D2	3.61	3.81	4.02
Е	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.38	3.58	3.78
е	1.17	1.27	1.37
Н	0.41	0.56	0.71
K	1.10		
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
θ	0°		12°




Recommended PCB	Pattern
F6 — F1 —	F7
F10	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4

DIM	MILLIN	IETERS	INCHES			
DIIVI	MIN	MAX	MIN	MAX		
F1	6.205	6.305	0.244	0.248		
F2	4.46	4.56	0.176	0.18		
F3	4.46	4.56	0.176	0.18		
F4	0.65	0.7	0.026	0.028		
F5	0.62	0.67	0.024	0.026		
F6	0.63	0.68	0.025	0.027		
F7	0.7	0.8	0.028	0.031		
F8	0.65	0.7	0.026	0.028		
F9	0.62	0.67	0.024	0.026		
F10	4.9	5	0.193	0.197		
F11	4.46	4.56	0.176	0.18		

For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.

## **Q5A Tape and Reel Information**



#### Notes:

- 1. 10-sprocket hole-pitch cumulative tolerance ±0.2
- 2. Camber not to exceed 1mm in 100mm, noncumulative over 250mm
- 3. Material: black static-dissipative polystyrene
- 4. All dimensions are in mm (unless otherwise specified)
- 5. A0 and B0 measured on a plane 0.3mm above the bottom of the pocket

## SLPS254A - FEBRUARY 2010-REVISED JULY 2010



# **REVISION HISTORY**

C	hanges from Original (February 2010) to Revision A	Page
•	Updated the Q5A Package Dimensions table. DIM c MAX was 0.30, DIM D2 MAX was 3.96, DIM e MIN was blank MAX was blank, DIM H NOM was 0.51 MAX was 0.61	6
•	Deleted Note 6 from the Q5A Tape and Reel Information - "MSL1 260°C (IR and convection) PbF reflow compatible"	7
•	Deleted the Package Marking Information section	7



# PACKAGE OPTION ADDENDUM

6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CSD17305Q5A	ACTIVE	VSONP	DQJ	8	2500	Pb-Free (RoHS Exempt)	SN	Level-1-260C-UNLIM	-55 to 150	CSD17305	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated