

ON Semiconductor®

#### FDBL9401-F085

# N-Channel PowerTrench® MOSFET **40 V, 300 A, 0.65 m**Ω


#### **Features**

- Typical  $R_{DS(on)}$  = 0.5 m $\Omega$  at  $V_{GS}$  = 10V,  $I_D$  = 80 A
- Typical  $Q_{g(tot)}$  = 220 nC at  $V_{GS}$  = 10V,  $I_D$  = 80 A
- UIS Capability
- RoHS Compliant
- Qualified to AEC Q101

#### **Applications**

- Automotive Engine Control
- PowerTrain Management
- Solenoid and Motor Drivers
- Integrated Starter/Alternator
- Primary Switch for 12V Systems





#### **MOSFET Maximum Ratings** $T_J = 25$ °C unless otherwise noted.

Symbol	Parameter	Ratings	Units		
$V_{DSS}$	Drain-to-Source Voltage		40	V	
$V_{GS}$	Gate-to-Source Voltage		±20	V	
	Drain Current - Continuous (V <sub>GS</sub> =10) (Note 1)	T <sub>C</sub> = 25°C	300	^	
ID	Pulsed Drain Current	T <sub>C</sub> = 25°C	See Figure 4	A	
E <sub>AS</sub>	Single Pulse Avalanche Energy	(Note 2)	1064	mJ	
D	Power Dissipation		429	W	
$P_D$	Derate Above 25°C		2.86	W/°C	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature		-55 to + 175	οС	
$R_{\theta JC}$	Thermal Resistance, Junction to Case		0.35	°C/W	
$R_{\theta JA}$	Maximum Thermal Resistance, Junction to Ambient	(Note 3)	43	°C/W	

- Current is limited by bondwire configuration.
   Starting T<sub>J</sub> = 25°C, L = 0.3mH, I<sub>AS</sub> = 84A, V<sub>DD</sub> = 40V during inductor charging and V<sub>DD</sub> = 0V during time in avalanche.
   R<sub>θJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>θJC</sub> is guaranteed by design, while R<sub>θJA</sub>is determined by the board design. The maximum rating presented here is based on mounting on a 1 in<sup>2</sup> pad of 2oz copper.

#### **Package Marking and Ordering Information**

Device Marking	Device	Package			
FDBL9401	FDBL9401-F085	MO-299A	-	-	-

Max.

Min.

Тур.

Units

# **Electrical Characteristics** $T_J = 25^{\circ}C$ unless otherwise noted.

**Parameter** 

Off Characteristics								
B <sub>VDSS</sub>	Drain-to-Source Breakdown Voltage	$I_D = 250 \mu A$ ,	40	-	-	V		
	Drain-to-Source Leakage Current	V <sub>DS</sub> =40V,	$T_J = 25^{\circ}C$	-	-	1	μΑ	
IDSS		$V_{GS} = 0V$	$T_J = 175^{\circ}C \text{ (Note 4)}$	-	-	1	mA	
I <sub>GSS</sub>	Gate-to-Source Leakage Current	$V_{GS} = \pm 20V$		1	-	±100	nA	

**Test Conditions** 

#### **On Characteristics**

Symbol

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$		2.0	3.0	4.0	V
R <sub>DS(on)</sub>	II)rain to Source ()n Resistance	I <sub>D</sub> = 80A,	$T_{\rm J} = 25^{\rm o}{\rm C}$	-	0.50	0.65	mΩ
		V <sub>GS</sub> = 10V	$T_J = 175^{\circ}C \text{ (Note 4)}$	-	0.86	1.10	mΩ

#### **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 25V, V <sub>GS</sub> = 0V, f = 1MHz		-	15900	-	pF
C <sub>oss</sub>	Output Capacitance			-	4025	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			-	604	-	pF
$R_g$	Gate Resistance	f = 1MHz		-	2.6	-	Ω
$Q_{g(ToT)}$	Total Gate Charge at 10V	$V_{GS} = 0$ to 10V	V <sub>DD</sub> = 20V	-	220	296	nC
$Q_{g(th)}$	Threshold Gate Charge	$V_{GS} = 0 \text{ to } 2V$ $I_D = 80A$		-	29	39	nC
$Q_{gs}$	Gate to Source Gate Charge			-	73	-	nC
$Q_{gd}$	Gate to Drain "Miller" Charge			-	41	-	nC

#### **Switching Characteristics**

t <sub>on</sub>	Turn-On Time	$V_{DD}$ = 20V, $I_{D}$ = 80A, $V_{GS}$ = 10V, $R_{GEN}$ = $6\Omega$	-	-	221	ns
t <sub>d(on)</sub>	Turn-On Delay		-	54	1	ns
t <sub>r</sub>	Rise Time		-	82	-	ns
t <sub>d(off)</sub>	Turn-Off Delay		-	106	-	ns
t <sub>f</sub>	Fall Time		-	52	-	ns
t <sub>off</sub>	Turn-Off Time		-	-	215	ns


#### **Drain-Source Diode Characteristics**

V <sub>SD</sub>	Source to Drain Dioge Voltage	I <sub>SD</sub> =80A, V <sub>GS</sub> = 0V	-	-	1.25	V
		$I_{SD}$ = 40A, $V_{GS}$ = 0V	-	-	1.2	V
t <sub>rr</sub>	Reverse Recovery Time	$I_F = 80A$ , $dI_{SD}/dt = 100A/\mu s$ ,	-	119	133	ns
Q <sub>rr</sub>	Reverse Recovery Charge	V <sub>DD</sub> =32V	-	228	274	nC

#### Note:

4: The maximum value is specified by design at  $T_J$  = 175°C. Product is not tested to this condition in production.

## **Typical Characteristics**






Figure 1. Normalized Power Dissipation vs. Case Temperature

Figure 2. Maximum Continuous Drain Current vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

## **Typical Characteristics**





Figure 5. Forward Bias Safe Operating Area



NOTE: Refer to ON Semiconductor Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching Capability




Figure 7. Transfer Characteristics




Figure 8. Forward Diode Characteristics




Figure 9. Saturation Characteristics




Figure 10. Saturation Characteristics

## **Typical Characteristics**




Figure 11. R<sub>DSON</sub> vs. Gate Voltage




Figure 12. Normalized R<sub>DSON</sub> vs. Junction Temperature




Figure 13. Normalized Gate Threshold Voltage vs. Temperature




Figure 14. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature




Figure 15. Capacitance vs. Drain to Source Voltage




Figure 16. Gate Charge vs. Gate to Source Voltage

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Phone: 421 33 790 2910

Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative