

STW50N65DM2AG

Automotive-grade N-channel 650 V, 0.070 Ω typ., 38 A Power MOSFET MDmesh™ DM2 in a TO-247 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D	Ртот	
STW50N65DM2AG	650 V	0.087 Ω	38 A	300 W	



- AEC-Q101 qualified
- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

Applications

Switching applications

Description

This high voltage N-channel Power MOSFET is part of the MDmesh $^{\text{TM}}$ DM2 fast recovery diode series. It offers very low recovery charge (Q_{rr}) and time (t_{rr}) combined with low R_{DS(on)}, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

Table 1: Device summary

Order code	Marking	Package	Packing
STW50N65DM2AG	50N65DM2	TO-247	Tube



The HTRB test was performed at 80% $V_{(BR)DSS}$ in compliance with AEC-Q101 rev. C. All the other tests were performed according to rev. D.

Contents STW50N65DM2AG

Contents

1	Electrical ratings3				
2	Electric	cal characteristics	4		
	2.1	Electrical characteristics (curves)	6		
3	Test cir	·cuits	8		
4	Packag	e information	9		
	4.1	TO-247 package information	9		
5	Revisio	on history	11		

STW50N65DM2AG Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _G s	Gate-source voltage	±25	V
1_	Drain current (continuous) at T _{case} = 25 °C		۸
ID	Drain current (continuous) at T _{case} = 100 °C	24	Α
I _{DM} ⁽¹⁾	I _{DM} ⁽¹⁾ Drain current (pulsed)		Α
P _{TOT}	Total dissipation at T _{case} = 25 °C	300	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	50	V/ns
dv/dt ⁽³⁾	dv/dt ⁽³⁾ MOSFET dv/dt ruggedness		V/IIS
T _{stg}	Storage temperature range	-55 to 150	°C
Tj	Operating junction temperature range	-55 (0 150	C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case		0000
R _{thj-amb}	R _{thj-amb} Thermal resistance junction-ambient		°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive	5	Α
E _{AS} ⁽¹⁾	E _{AS} ⁽¹⁾ Single pulse avalanche energy		mJ

Notes:

 $^{^{\}left(1\right) }$ Pulse width is limited by safe operating area.

 $^{^{(2)}}$ $I_{SD} \leq 38$ A, di/dt=800 A/µs; V_{DS} peak < $V_{(BR)DSS},~V_{DD}$ = 80% $V_{(BR)DSS}.$

 $^{^{(3)}}$ V_{DS} \leq 520 V.

 $^{^{(1)}}$ starting T_{j} = 25 °C, I_{D} = $I_{AR},\,V_{DD}$ = 50 V.

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	650			V
	Zoro goto voltogo droip	$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V}$			10	
IDSS	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V},$ $T_{case} = 125 ^{\circ}\text{C}^{(1)}$			100	μΑ
Igss	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±5	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 19 A		0.070	0.087	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	3200	-	
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz,	-	130	-	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	-	3	1	ρı
Coss eq. (1)	Equivalent output capacitance	V _{DS} = 0 to 520 V, V _{GS} = 0 V	-	256	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A	-	4	-	Ω
Q_g	Total gate charge	$V_{DD} = 520 \text{ V}, I_D = 38 \text{ A},$	-	69	-	
Qgs	Gate-source charge	V _{GS} = 0 to 10 V (see <i>Figure 15: "Test circuit for</i>	-	18	-	nC
Q_{gd}	Gate-drain charge	gate charge behavior")	-	34	-	

Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 325 V, I _D = 19 A	-	22.5	-	
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 14: "Test circuit for	-	21	-	
t _{d(off)}	Turn-off delay time	resistive load switching times"	-	89	-	ns
t _f	Fall time	and Figure 19: "Switching time waveform")	1	10.5	1	



⁽¹⁾Defined by design, not subject to production test.

 $^{^{(1)}}$ $C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 8: Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isp	Source-drain current		-		38	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		110	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 38 A	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 38 A, di/dt = 100 A/μs,	-	150		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	0.96		μC
I _{RRM}	Reverse recovery current		-	12.8		А
t _{rr}	Reverse recovery time	I _{SD} = 38 A, di/dt = 100 A/µs,	-	245		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$ (see Figure 16: "Test circuit for - 2.		2.7		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	22		Α


Notes:


⁽¹⁾ Pulse width is limited by safe operating area.


 $^{^{(2)}}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.


2.1 Electrical characteristics (curves)













STW50N65DM2AG Electrical characteristics


Figure 8: Capacitance variations C (pF) GIPG090715FQFIWCVR 10⁴ C_{ISS} 10³ 10² Coss 10¹ C_{RSS} f = 1 MHz10⁰ $\vec{V}_{DS}(V)$ 10⁻¹ 10¹ 10^{2}

Figure 9: Normalized gate threshold voltage vs temperature V_{GS(th)} (norm.) GIPG090715FQFIWVTH $I_D = 250 \, \mu A$ 1.1 1.0 0.9 8.0 0.7 0.6L -75 25 75 125 T_i (°C) -25

Figure 10: Normalized on-resistance vs temperature $R_{DS(on)}$ (norm.) $V_{GS} = 10 \text{ V}$ $V_{GS} = 10$







Test circuits STW50N65DM2AG

3 Test circuits

Figure 14: Test circuit for resistive load switching times

Figure 15: Test circuit for gate charge behavior


12 V 47 KΩ 100 nF D.U.T.


12 V 17 KΩ 100 nF D.U.T.


147 KΩ 0 V 1 KΩ

147 KΩ 1466v1

Figure 16: Test circuit for inductive load switching and diode recovery times







4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-247 package information




Figure 20: TO-247 package outline

Table 9: TO-247 package mechanical data

Dim	-	mm	
Dim.	Min.	Тур.	Max.
А	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
Е	15.45		15.75
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

STW50N65DM2AG Revision history

5 Revision history

Table 10: Document revision history

Date Revision		Revision	Changes
	09-Jul-2015 1		Initial release.
	20-Dec-2017	2	Modified Table 2: "Absolute maximum ratings", Table 4: "Avalanche characteristics" and Table 8: "Source-drain diode". Modified Figure 2: "Safe operating area". Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

