



Sample &

Buy







SN74LVCR2245A

SCAS581N-NOVEMBER 1996-REVISED NOVEMBER 2014

SN74LVCR2245A Octal Bus Transceiver with 3-State Outputs

1 Features

- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max $t_{pd}\ \text{of}\ 6.3\ \text{ns}\ \text{at}\ 3.3\ \text{V}$
- All Outputs Have Equivalent 26-Ω Series • Resistors, So No External Resistors are Required
- Typical V_{OLP} (Output Ground Bounce) • < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Ioff Supports Live Insertion, Partial-Power-Down . Mode, and Back-Drive Protection
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model
 - 1000-V Charged-Device Model

Simplified Schematic 4

2 Applications


- Wearable Health and Fitness Devices
- **Network Switches**
- Servers
- Tests and Measurements

3 Description

The SN74LVCR2245A device is an octal bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

Device Information ⁽¹⁾									
PART NUMBER	PACKAGE	BODY SIZE (NOM)							
	SSOP (20)	8.65 mm × 3.90 mm							
	TVSSOP (20)	5.00 mm × 4.40 mm							
SN74LVCR2245A	VQFN (20)	4.50 mm × 3.50 mm							
	SOIC (20)	12.80 mm × 7.50 mm							
	TSSOP (20)	6.50 mm × 4.40 mm							

(1) For all available packages, see the orderable addendum at the end of the data sheet.



To Seven Other Channels



2

Table of Contents

9

9.1

9.2 9.3

1	Feat	tures 1
2	Арр	lications1
3	Des	cription1
4	Sim	plified Schematic1
5	Rev	ision History 2
6	Pin	Configuration and Functions 3
7	Spe	cifications5
	7.1	Absolute Maximum Ratings 5
	7.2	Handling Ratings5
	7.3	Recommended Operating Conditions 6
	7.4	Thermal Information 6
	7.5	Electrical Characteristics7
	7.6	Switching Characteristics, -40°C to 85°C7
	7.7	Switching Characteristics, -40°C to 125°C8
	7.8	Operating Characteristics
	7.9	Typical Characteristics 8
8	Para	ameter Measurement Information

5 Revision History

CI	ble, Typical Characteristics, Feature Description section, Device Functional Modes, Application and plementation section, Power Supply Recommendations section, Layout section, Device and Documentation ipport section, and Mechanical, Packaging, and Orderable Information section. 1 ileted Ordering Information table. 1 ianged I _{off} bullet in Features section. 1 ianged MAX operating temperature to 125°C in Recommended Operating Conditions table.			
•	Added Applications, Device Information table, Pin Functions table, Handling Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	1		
•	Deleted Ordering Information table.	1		
•	Changed I _{off} bullet in <i>Features</i> section	1		
•	Changed MAX operating temperature to 125°C in Recommended Operating Conditions table.	6		
•	Added –40°C to 125°C temperature range to <i>Electrical Characteristics</i> table	7		
•	Changed Switching Characteristics, –40°C to 85°C table.	7		
•	Added Switching Characteristics. –40°C to 125°C table.	8		

EXAS STRUMENTS

Detailed Description 10

14 Mechanical, Packaging, and Orderable

Information 13

Functional Block Diagram 10

Feature Description..... 10 9.4 Device Functional Modes...... 10 10 Application and Implementation...... 11 10.1 Application Information..... 11 10.2 Typical Application 11 11 Power Supply Recommendations 12 12 Layout..... 12 12.1 Layout Guidelines 12 12.2 Layout Example 12 13 Device and Documentation Support 13 13.1 Trademarks 13 13.2 Electrostatic Discharge Caution 13

Page


www.ti.com



SCAS581N – NOVEMBER 1996 – REVISED NOVEMBER 2014

6 Pin Configuration and Functions

DB, DBQ, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)



Pin Functions

PIN		TVDE						
NO.	NAME	TYPE	DESCRIPTION					
1	DIR	I	Direction Pin					
2	A1	I/O	A1 Input or Output					
3	A2	I/O	A2 Input or Output					
4	A3	I/O	A3 Input or Output					
5	A4	I/O	A4 Input or Output					
6	A5	I/O	A5 Input or Output					
7	A6	I/O	A6 Input or Output					
8	A7	I/O	A7 Input or Output					
9	A8	I/O	A8 Input or Output					
10	GND	—	Ground Pin					
11	B8	I/O	B8 Input or Output					
12	B7	I/O	B7 Input or Output					
13	B6	I/O	B6 Input or Output					
14	B5	I/O	B5 Input or Output					
15	B4	I/O	B4 Input or Output					
16	B3	I/O	B3 Input or Output					
17	B2	I/O	B2 Input or Output					
18	B1	I/O	B1 Input or Output					
19	OE	I	Output Enable					
20	V _{CC}	_	Power Pin					



GQN OR ZQN PACKAGE (TOP VIEW)




Table 1. Pin Assignments

	1	2	3	4
Α	A1	DIR	V _{CC}	OE
В	A3	B2	A2	B1
С	A5	A4	B4	B3
D	A7	B6	A6	B5
Е	GND	A8	B8	B7



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage range	Supply voltage range			
VI	Input voltage range ⁽²⁾		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾			6.5	V
Vo	Voltage range applied to any output in the high	Voltage range applied to any output in the high or low state ^{(2) (3)}			
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Ι _Ο	Continuous output current	Continuous output current			mA
	Continuous current through V_{CC} or GND			±100	mA

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} is provided in the *Recommended Operating Conditions* table.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	Storage temperature range			
	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all $pins^{(1)}$	0	2000	M
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	0	1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

SN74LVCR2245A

SCAS581N-NOVEMBER 1996-REVISED NOVEMBER 2014

www.ti.com

ISTRUMENTS

EXAS

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V	Supply voltage	Operating	1.65	3.6	V
V _{CC}	Supply voltage	Data retention only	1.5		v
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V _{CC}		
VIH	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		0.35 × V _{CC}	
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
VI	Input voltage		0	5.5	V
.,	Output voltage	High or low state	0	V _{CC}	.,
Vo		3-state	0	5.5	V
		V _{CC} = 1.65 V		-2	
		V _{CC} = 2.3 V		-4	
I _{OH}	High-level output current	V _{CC} = 2.7 V		-8	mA
		$V_{CC} = 3 V$		-12	
		V _{CC} = 1.65 V		2	
		V _{CC} = 2.3 V		4	
I _{OL}	Low-level output current	$V_{CC} = 2.7 V$		8	mA
		$V_{CC} = 3 V$		12	
Δt/Δv	Input transition rise or fall rate			10	ns/V
T _A	Operating free-air temperature		-40	125	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

7.4 Thermal Information

					1	1	1		
	THERMAL METRIC ⁽¹⁾	DW	DBQ	DGV	DB	NS	PW	RGY	UNIT
R_{\thetaJA}	Junction-to-ambient thermal resistance	88.3	94.7	114.7	94.5	74.7	102.5	41.4	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	51.1	47.9	29.8	56.2	40.5	35.9	47.7	
$R_{\theta JB}$	Junction-to-board thermal resistance	50.9	45.0	56.2	49.7	42.3	53.5	17.1	
Ψյτ	Junction-to-top characterization parameter	20.0	11.0	0.8	18.1	14.3	2.2	1.4	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	50.5	44.6	55.5	49.2	41.9	52.9	17.1	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	—	—	_	_	_	_	9.8	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

Copyright © 1996-2014, Texas Instruments Incorporated



7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAME		TEST CONDITIONS	V	TA = 2	5°C	-40	0°C to 85°C	-40)°C to 125	5°C	UNIT
E	R	TEST CONDITIONS	V _{cc}	MIN TYP	¹⁾ MAX	MIN	TYP ⁽¹⁾ MA	X MIN	TYP ⁽¹⁾	MAX	UNIT
		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2		V _{CC} - 0.2		V _{CC} – 0.2			
		I _{OH} = -2 mA	1.65 V	1.2		1.2		1.2			
		1 4 4	2.3 V	1.7		1.7		1.7			
V _{OH}		$I_{OH} = -4 \text{ mA}$	2.7 V	2.2		2.2		2.2			V
		I _{OH} = -6 mA	3 V	2.4		2.4		2.4			
		I _{OH} = –8 mA	2.7 V	2		2		2			
		I _{OH} = -12 mA	3 V	2		2		2			
		I _{OL} = 100 μA	1.65 V to 3.6 V		0.2		C	.2		0.2	
		I _{OL} = 2 mA	1.65 V		0.45		0.4	5		0.45	
		I _{OL} = 4 mA	2.3 V		0.7		C	.7		0.7	V
V _{OL}			2.7 V		0.4		C	.4		0.4	
		I _{OL} = 6 mA	3 V		0.55		0.	5		0.55	
		I _{OL} = 8 mA	2.7 V		0.6		C	.6		0.6	
		I _{OL} = 12 mA	3 V		0.8		C	.8		0.8	I
կ	Contr ol inputs	V ₁ = 0 to 5.5 V	3.6 V		±5		:	:5		±5	μA
l _{off}		$V_{\rm I}$ or $V_{\rm O}$ = 5.5 V	0		±10		±	0		±10	μA
I _{OZ} ⁽²⁾		V _O = 0 to 5.5 V	3.6 V		±10		±	0		±10	μA
		$V_{I} = V_{CC}$ or GND	3.6 V		10			0		10	
I _{CC}		$\frac{V_{\rm I} + V_{\rm I} + V_{\rm I}}{3.6 \rm V \le V_{\rm I} \le 5.5 \rm V^{(3)}} I_{\rm O} = 0$	3.0 V		10			0		10	μA
∆l _{CC}		One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	2.7 V to 3.6 V		500		5	00		500	μA
Ci	Contr ol inputs	$V_{I} = V_{CC}$ or GND	3.3 V		4						pF
	A or B ports	$V_{O} = V_{CC}$ or GND	3.3 V	5.	5						pF

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C. (2) For I/O ports, the parameter I_{OZ} includes the input leakage current. (3) This applies in the disabled state only.

7.6 Switching Characteristics, -40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO	V _{CC} = 1.8 V ± 0.15 V						V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A or B	B or A		10.9		7.9	1	7.3	1.5	6.3	ns
t _{en}	OE	A or B		12.6		9.6	1	9.5	1.5	8.2	ns
t _{dis}	OE	A or B		12.1		7.8	1	8.5	1.7	7.8	ns
t _{sk(o)}				1		1		1		1	ns

7.7 Switching Characteristics, -40°C to 125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)


PARAMETER FROM		TO (OUTPUT)	V _{CC} = 1.8 V ± 0.15 V	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 2.7 V	V _{CC} = ± 0	V _{CC} = 3.3 V ± 0.3 V	
(INPUT)	(INFUT)	(001-01)	MIN MAX	MIN MA	K MIN MA	X MIN	MAX	
t _{pd}	A or B	B or A	12.4	1	3 0	.3 1.5	7.3	ns
t _{en}	OE	A or B	14.1	11.	7 10	.5 1.5	9.2	ns
t _{dis}	OE	A or B	13.6	9.	9 9	.5 1.7	8.8	ns
t _{sk(o)}			1		1	1	1.5	ns

7.8 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT		
Power dissipation capacitance		Outputs enabled	f = 10 MHz	43	43	48	۶F	
C _{pd} per transceiver	Outputs disabled		1	1	4	рг		


7.9 Typical Characteristics





V


8 Parameter Measurement Information




TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

	INF	PUTS			•	-	N
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	RL	V_{Δ}
1.8 V ± 0.15 V	Vcc	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	1 k Ω	0.15 V
2.5 V ± 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	2 × V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V ± 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V


Timing Input





PROPAGATION DELAY TIMES

INVERTING AND NONINVERTING OUTPUTS



VM

ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR≤ 10 MHz, Z_O = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

9 Detailed Description

9.1 Overview

This octal bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVCR2245A device is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so the buses are effectively isolated.


All outputs, which are designed to sink up to 12 mA, include equivalent 26- Ω resistors to reduce overshoot and undershoot.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

9.2 Functional Block Diagram



To Seven Other Channels

Figure 4. Logic Diagram (Positive Logic)

9.3 Feature Description

- Wide operating voltage range
 - Operates from 1.65 V to 3.6 V
- Allows down-voltage translation
- Inputs accept voltages to 5.5 V
- I_{off} feature
 - Allows voltages on the inputs and outputs when V_{CC} is 0 V

9.4 Device Functional Modes

Table	2. F	Function	Table
-------	------	----------	-------

INP	UTS	
OE	DIR	OPERATION
L	L	B data to A bus
L	н	A data to B bus
Н	Х	Isolation



10 Application and Implementation

10.1 Application Information

This 8-bit octal noninverting bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation. This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

10.2 Typical Application




Figure 5. Typical Application Schematic

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - For rise time and fall time specifications, see $\Delta t/\Delta V$ in the *Recommended Operating Conditions* table.
 - For specified High and low levels, see V_{IH} and V_{II} in the *Recommended Operating Conditions* table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC} .
- 2. Recommend Output Conditions
 - Load currents should not exceed 50 mA per output and 100 mA total for the part.
 - Outputs should not be pulled above V_{CC}.

SN74LVCR2245A

SCAS581N-NOVEMBER 1996-REVISED NOVEMBER 2014


www.ti.com

NSTRUMENTS

FXAS

Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended. If there are multiple V_{CC} pins, 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.


12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

12.2 Layout Example







13 Device and Documentation Support

13.1 Trademarks

All trademarks are the property of their respective owners.

13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



27-Dec-2019

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LVCR2245ADBQR	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LVCR2245A	Samples
SN74LVCR2245ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LER245A	Samples
SN74LVCR2245ADGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LER245A	Samples
SN74LVCR2245ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCR2245A	Samples
SN74LVCR2245ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCR2245A	Samples
SN74LVCR2245ANSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCR2245A	Samples
SN74LVCR2245APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LER245A	Samples
SN74LVCR2245APWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LER245A	Samples
SN74LVCR2245APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LER245A	Samples
SN74LVCR2245APWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LER245A	Samples
SN74LVCR2245APWT	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LER245A	Samples
SN74LVCR2245ARGYR	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LER245A	Samples
SN74LVCR2245AZQNR	NRND	BGA MICROSTAR JUNIOR	ZQN	20	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LER245A	

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



27-Dec-2019

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCR2245ADBQR	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVCR2245ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LVCR2245ADGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVCR2245ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LVCR2245ANSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LVCR2245APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LVCR2245APWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVCR2245ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
SN74LVCR2245AZQNR	BGA MI CROSTA R JUNI OR	ZQN	20	1000	330.0	12.4	3.3	4.3	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION


2-Oct-2019



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCR2245ADBQR	SSOP	DBQ	20	2500	367.0	367.0	38.0
SN74LVCR2245ADBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74LVCR2245ADGVR	TVSOP	DGV	20	2000	367.0	367.0	35.0
SN74LVCR2245ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LVCR2245ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LVCR2245APWR	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74LVCR2245APWT	TSSOP	PW	20	250	367.0	367.0	38.0
SN74LVCR2245ARGYR	VQFN	RGY	20	3000	367.0	367.0	35.0
SN74LVCR2245AZQNR	BGA MICROSTAR JUNIOR	ZQN	20	1000	350.0	350.0	43.0

ZQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY




A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BC-2.
- D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).



DBQ (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AD.





NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DB0020A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



DB0020A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0020A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



GENERIC PACKAGE VIEW


VQFN - 1 mm max height

PLASTIC QUAD FGLATPACK - NO LEAD

3.5 x 4.5, 0.5 mm pitch

RGY 20

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





RGY0020A



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RGY0020A

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



RGY0020A

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated