
Data sheet acquired from Harris Semiconductor SCHS156C

February 1998 - Revised October 2003

### Features

- Buffered Inputs
- Asynchronous Parallel Load
- Complementary Outputs
- Fanout (Over Temperature Range)
  - Standard Outputs ...... 10 LSTTL Loads
  - Bus Driver Outputs ..... 15 LSTTL Loads
- Wide Operating Temperature Range .... -55°C to 125°C
- · Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity: NIL = 30%, NIH = 30% of V<sub>CC</sub> at  $V_{CC} = 5V$
- HCT Types
  - 4.5V to 5.5V Operation
  - **Direct LSTTL Input Logic Compatibility,** V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility,  $I_I \leq 1\mu A$  at  $V_{OL}$ ,  $V_{OH}$

#### Pinout



# CD54HC165, CD74HC165, CD54HCT165, CD74HCT165

# **High-Speed CMOS Logic** 8-Bit Parallel-In/Serial-Out Shift Register

### Description

The 'HC165 and 'HCT165 are 8-bit parallel or serial-in shift registers with complementary serial outputs (Q<sub>7</sub> and  $\overline{Q}_{\overline{7}}$ ) available from the last stage. When the parallel load (PL) input is LOW, parallel data from the D0 to D7 inputs are loaded into the register asynchronously. When the  $\overline{PL}$  is HIGH, data enters the register serially at the DS input and shifts one place to the right ( $Q_0 \rightarrow Q_1 \rightarrow Q_2$ , etc.) with each positive-going clock transition. This feature allows parallelto-serial converter expansion by typing the Q7 output to the DS input of the succeeding device.


For predictable operation the LOW-to-HIGH transition of CE should only take place while CP is HIGH. Also, CP and CE should be LOW before the LOW-to-HIGH transition of PL to prevent shifting the data when PL goes HIGH.

### Ordering Information

PART NUMBER	TEMP. RANGE ( <sup>o</sup> C)	PACKAGE
CD54HC165F3A	-55 to 125	16 Ld CERDIP
CD54HCT165F3A	-55 to 125	16 Ld CERDIP
CD74HC165E	-55 to 125	16 Ld PDIP
CD74HC165M	-55 to 125	16 Ld SOIC
CD74HC165MT	-55 to 125	16 Ld SOIC
CD54HC165M96	-55 to 125	16 Ld SOIC
CD74HCT165E	-55 to 125	16 Ld PDIP
CD74HCT165M	-55 to 125	16 Ld SOIC
CD74HCT165MT	-55 to 125	16 Ld SOIC
CD54HCT165M96	-55 to 125	16 Ld SOIC

NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250.

### Functional Diagram



#### TRUTH TABLE

			INPUTS		Q <sub>n</sub> RE	GISTER	OUTPUTS		
OPERATING MODE	PL	CE	СР	DS	D0 - D7	Q <sub>0</sub>	Q <sub>1</sub> - Q <sub>6</sub>	Q <sub>7</sub>	<b>Q</b> 7
Parallel Load	L	Х	х	х	L	L	L-L	L	н
	L	х	х	х	н	н	H-H	н	L
Serial Shift	н	L	↑	I	х	L	90 - 95	9 <sub>6</sub>	q <sub>6</sub>
	н	L	↑	h	х	н	90 - 95	9 <sub>6</sub>	q <sub>6</sub>
Hold Do Nothing	н	н	х	х	х	q <sub>0</sub>	q <sub>1</sub> - q <sub>6</sub>	q <sub>7</sub>	q <sub>7</sub>

H =High Voltage Level

h = High Voltage Level One Set-up Time Prior To The Low-to-high Clock Transition

I = Low Voltage Level One Set-up Time Prior To The Low-to-high Clock Transition

L = Low Voltage Level

X = Don't Care

 $\uparrow$  = Transition from Low to High Level

 $q_n$  = Lower Case Letters Indicate The State Of the Reference Output Clock Transition

#### **Absolute Maximum Ratings**

DC Input Diode Current, I <sub>IK</sub>
For $V_1 < -0.5V$ or $V_1 > V_{CC} + 0.5V$ ±20mA
DC Output Diode Current, IOK
For $V_0 < -0.5V$ or $V_0 > V_{CC} + 0.5V$
DC Drain Current per Output, IO
For $V_0 < -0.5V V_0 > V_{CC} + 0.5V \dots \pm 25$ mA
DC Output Source or Sink Current per Output Pin, IO
For $V_0 > -0.5V$ or $V_0 < V_{CC} + 0.5V$
DC V <sub>CC</sub> or Ground Current, I <sub>CC or</sub> I <sub>GND</sub> ±50mA

#### **Operating Conditions**

Temperature Range ( $T_A$ )
Supply Voltage Range, V <sub>CC</sub>
HC Types
HCT Types4.5V to 5.5V
DC Input or Output Voltage, VI, VO 0V to VCC
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

#### **Thermal Information**

Thermal Resistance (Typical, Note 1)	θ <sub>JA</sub> ( <sup>o</sup> C/W)
E (PDIP) Package	. 67
M (SOIC) Package	. 73
Maximum Junction Temperature	150 <sup>0</sup> C
Maximum Storage Temperature Range	65 <sup>0</sup> C to 150 <sup>0</sup> C
Maximum Lead Temperature (Soldering 10s)	
(SOIC - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

### **DC Electrical Specifications**

					25 <sup>0</sup> C			-40 <sup>°</sup> C TO 85 <sup>°</sup> C		-55°C TO 125°C								
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	v <sub>cc</sub> (v)	MIN	ТҮР	MAX	MIN	MAX	MIN	МАХ	UNITS						
HC TYPES																		
High Level Input	VIH	-	-	2	1.5	-	-	1.5	-	1.5	-	V						
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V						
				6	4.2	-	-	4.2	-	4.2	-	V						
Low Level Input	VIL	-	-	2	-	-	0.5	-	0.5	-	0.5	V						
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V						
			6	-	-	1.8	-	1.8	-	1.8	V							
High Level Output	VOH	V <sub>IH</sub> or	-0.02	2	1.9	-	-	1.9	-	1.9	-	V						
Voltage CMOS Loads		VIL	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V						
										-0.02	6	5.9	-	-	5.9	-	5.9	-
High Level Output			-4	4.5	3.98	-	-	3.84	-	3.7	-	V						
Voltage TTL Loads					-5.2	6	5.48	-	-	5.34	-	5.2	-	V				
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or	0.02	2	-	-	0.1	-	0.1	-	0.1	V						
Voltage CMOS Loads		$V_{IL}$	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V						
			0.02	6	-	-	0.1	-	0.1	-	0.1	V						
Low Level Output	7		4	4.5	-	-	0.26	-	0.33	-	0.4	V						
Voltage TTL Loads			5.2	6	-	-	0.26	-	0.33	-	0.4	V						
Input Leakage Current	Ц	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μA						

### CD54HC165, CD74HC165, CD54HCT165, CD74HCT165

			ST ITIONS			25 <sup>0</sup> C		-40 <sup>0</sup> C 1	ГО 85 <sup>0</sup> С	-55°C T	O 125 <sup>0</sup> C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	UNITS
Quiescent Device Current	ICC	V <sub>CC</sub> or GND	0	6	-	-	8	-	80	-	160	μA
HCT TYPES						•			•	•	•	
High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lı	V <sub>CC</sub> to GND	0	5.5	-	-	±0.1	-	±1	-	±1	μA
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	5.5	-	-	8	-	80	-	160	μA
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI <sub>CC</sub> (Note 2)	V <sub>CC</sub> -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μΑ

#### DC Electrical Specifications (Continued

NOTE:

2. For dual-supply systems theoretical worst case (V<sub>I</sub> = 2.4V, V<sub>CC</sub> = 5.5V) specification is 1.8mA.

#### **HCT Input Loading Table**

INPUT	UNIT LOADS
DS, D0 to D7	0.35
CP, PL	0.65

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Specifications table, e.g.  $360\mu A$  max at  $25^{\circ}C$ .

#### **Prerequisite For Switching Specifications**

			25	°C	-40 <sup>0</sup> C T	O 85°C	-55°C T	O 125 <sup>0</sup> C	
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES		-		-		-			
CP Pulse Width	t <sub>WL</sub> , t <sub>WH</sub>	2	80	-	100	-	120	-	ns
		4.5	16	-	20	-	24	-	ns
		6	14	-	17	-	20	-	ns

# CD54HC165, CD74HC165, CD54HCT165, CD74HCT165

### Prerequisite For Switching Specifications (Continued)

			25	oc	-40°C 1	ГО 85 <sup>0</sup> С	-55 <sup>0</sup> C T	O 125 <sup>0</sup> C	
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	MIN	МАХ	MIN	МАХ	MIN	MAX	
PL Pulse Width	t <sub>WL</sub>	2	80	-	100	-	120	-	ns
		4.5	16	-	20	-	24	-	ns
		6	14	-	17	-	20	-	ns
Set-up Time	t <sub>SU</sub>	2	80	-	100	-	120	-	ns
DS to CP		4.5	16	-	20	-	24	-	ns
		6	14	-	17	-	20	-	ns
CE to CP	t <sub>SU(L)</sub>	2	80	-	100	-	120	-	ns
		4.5	16	-	20	-	24	-	ns
		6	14	-	17	-	20	-	ns
D0-D7 to PL	t <sub>SU</sub>	2	80	-	100	-	120	-	ns
		4.5	16	-	20	-	24	-	ns
		6	14	-	17	-	20	-	ns
Hold Time	t <sub>H</sub>	2	35	-	45	-	55	-	ns
DS to CP or $\overline{CE}$		4.5	7	-	9	-	11	-	ns
		6	6	-	8	-	9	_	ns
CE to CP	t <sub>H</sub>	2	0	-	0	-	0	-	ns
		4.5	0	_	0	-	0	_	ns
		6	0	_	0	_	0	_	ns
Recovery Time	t <sub>REC</sub>	2	100	_	125	_	150	_	ns
PL to CP	-KEC	4.5	20	_	25	_	30	_	ns
		6	17		21	<u> </u>	26	_	ns
Maximum Clock Pulse	f <sub>MAX</sub>	2	6	_	5	-	4	-	MHz
Frequency	IMAX	4.5	30	_	24		20	-	MHz
		6	35	-	24	<u> </u>	20	-	MHz
HCT TYPES		0			20		24		
CP Pulse Width	t <sub>WL</sub> , t <sub>WH</sub>	4.5	18	-	23	-	27	-	ns
PL Pulse Width	t <sub>WL</sub>	4.5	20	-	25	-	30	-	ns
Set-up Time DS to CP	t <sub>SU</sub>	4.5	20	-	25	-	30	-	ns
CE to CP	t <sub>SU(L)</sub>	4.5	20	-	25	-	30	-	ns
D0-D7 to PL	t <sub>SU</sub>	6	20	-	25	-	30	-	ns
Hold Time DS to CP or $\overline{CE}$	tH	4.5	7	-	9	-	11	-	ns
CE to CP	t <sub>S</sub> , t <sub>H</sub>	4.5	0	-	0	-	0	-	ns
Recovery Time PL to CP	<sup>t</sup> REC	4.5	20	-	25	-	30	-	ns
Maximum Clock Pulse Frequency	f <sub>MAX</sub>	4.5	27	-	22	-	18	-	MHz

## CD54HC165, CD74HC165, CD54HCT165, CD74HCT165


Switching	<b>Specifications</b>	Input t <sub>r</sub> , t <sub>f</sub> = 6ns
-----------	-----------------------	---

		TEST		25 <sup>0</sup> C		-40°C TO 85°C	-55°C TO 125°C	
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	TYP	MAX	МАХ	МАХ	UNITS
HC TYPES					-			
Propagation Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	165	205	250	ns
CP or $\overline{CE}$ to $Q_7$ or $\overline{Q}_{\overline{7}}$			4.5	-	33	41	50	ns
		C <sub>L</sub> = 15pF	5	13	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	28	35	43	ns
$\overline{PL}$ to $Q_7$ or $\overline{Q}_{\overline{7}}$	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	175	220	265	ns
			4.5	-	35	44	53	ns
		C <sub>L</sub> = 15pF	5	14	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	30	37	45	ns
D7 to $Q_7$ or $\overline{Q}_{\overline{7}}$	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	150	190	225	ns
			4.5	-	30	38	45	ns
		C <sub>L</sub> = 15pF	5	12	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	26	33	38	ns
Output Transition Times	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	2	-	75	95	110	ns
			4.5	-	15	19	22	ns
			6	-	13	16	19	ns
Input Capacitance	C <sub>IN</sub>	-	-	-	10	10	10	pF
Power Dissipation Capacitance (Notes 3, 4)	C <sub>PD</sub>	-	5	17	-	-	-	pF
HCT TYPES	-	1						
Propagation Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	40	50	60	ns
CP or $\overline{CE}$ to $Q_7$ or $\overline{Q}_{\overline{7}}$		C <sub>L</sub> = 15pF	5	17	-	-	-	ns
$\overline{PL}$ to $Q_7$ or $\overline{Q}_{\overline{7}}$	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	40	50	60	ns
		C <sub>L</sub> = 15pF	5	17	-	-	-	ns
D7 to $Q_7$ or $\overline{Q}_{\overline{7}}$	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	35	44	53	ns
		C <sub>L</sub> = 15pF	5	14	-	-	-	ns
Output Transition Times	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	4.5	-	15	19	22	ns
Input Capacitance	C <sub>IN</sub>	C <sub>L</sub> = 50pF	-	-	10	10	10	pF
Power Dissipation Capacitance (Notes 3, 4)	C <sub>PD</sub>	-	5	24		-	-	pF

NOTES:

3.  $C_{\mbox{PD}}$  is used to determine the dynamic power consumption, per package.

4.  $P_D = V_{CC}^2 f_i + \Sigma (C_L V_{CC}^2 + f_O)$  where  $f_i$  = Input Frequency,  $f_O$  = Output Frequency,  $C_L$  = Output Load Capacitance,  $V_{CC}$  = Supply Voltage.





24-Aug-2018

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-8685501EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8685501EA CD54HCT165F3A	Samples
CD54HC165F3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	8409501EA CD54HC165F3A	Samples
CD54HCT165F3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8685501EA CD54HCT165F3A	Samples
CD74HC165E	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC165E	Samples
CD74HC165EE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC165E	Samples
CD74HC165M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC165M	Samples
CD74HC165M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC165M	Samples
CD74HC165M96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC165M	Samples
CD74HC165ME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC165M	Samples
CD74HC165MT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC165M	Samples
CD74HC165MTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC165M	Samples
CD74HCT165E	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT165E	Samples
CD74HCT165EE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT165E	Samples
CD74HCT165M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT165M	Samples
CD74HCT165M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-55 to 125	HCT165M	Samples
CD74HCT165M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT165M	Samples
CD74HCT165M96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT165M	Samples



24-Aug-2018

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD74HCT165ME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT165M	Samples
CD74HCT165MT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT165M	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(<sup>5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC165, CD54HC165, CD74HC165, CD74HC165 :



www.ti.com

# PACKAGE OPTION ADDENDUM

24-Aug-2018

#### • Catalog: CD74HC165, CD74HCT165

• Military: CD54HC165, CD54HCT165

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC165M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC165M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT165M96	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT165M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT165M96G4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

17-Jan-2014



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC165M96	SOIC	D	16	2500	333.2	345.9	28.6
CD74HC165M96	SOIC	D	16	2500	367.0	367.0	38.0
CD74HCT165M96	SOIC	D	16	2500	364.0	364.0	27.0
CD74HCT165M96	SOIC	D	16	2500	333.2	345.9	28.6
CD74HCT165M96G4	SOIC	D	16	2500	333.2	345.9	28.6

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated