















SN74LVC2G14

SCES2000 - APRIL 1999-REVISED AUGUST 2015

SN74LVC2G14 Dual Schmitt-Trigger Inverter

Features

- Available in the TI NanoFree™ Package
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 5.4 ns at 3.3 V
- Low-Power Consumption, 10-µA Maximum I_{CC}
- ±24-mA Output Drive at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Support Translation Down (5 V to 3.3 V; 3.3 V to 1.8 V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

Applications

- **Body Control Modules**
- **Engine Control Modules**
- Arcade, Casino, and Gambling Machines
- Servers and High-Performance Computing
- EPOS, ECR, and Cash Drawer
- Routers
- Desktop PC

3 Description

This dual Schmitt-trigger inverter is designed for 1.65-V to 5.5-V V_{CC} operation.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

The SN74LVC2G14 device contains two inverters and performs the Boolean function $Y = \overline{A}$. The device functions as two independent inverters, but because of Schmitt action, it may have different input threshold levels for positive-going (V_{T+}) and negative-going (V_T_) signals.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74LVC2G14DBV	SOT-23 (6)	2.90 mm × 1.60 mm
SN74LVC2G14DCK	SC70 (6)	2.00 mm x 1.25 mm
SN74LVC2G14YZP	DSBGA (6)	1.41 mm × 0.91 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Block Diagram






Table of Contents

	Frature		8.1 Overview	
1	Features 1			
2	Applications 1		8.2 Functional Block Diagram	
3	Description 1		8.3 Feature Description	8
4	Revision History2		8.4 Device Functional Modes	8
5	Pin Configuration and Functions	9	Application and Implementation	9
6	Specifications4		9.1 Application Information	9
U	•		9.2 Typical Application	9
	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	
	6.3 Recommended Operating Conditions	11	Layout	10
	6.4 Thermal Information		11.1 Layout Guidelines	10
	6.5 Electrical Characteristics		11.2 Layout Example	<mark>1</mark> 1
	6.6 Switching Characteristics, –40°C to 85°C6	12	Device and Documentation Support	12
	6.7 Switching Characteristics, –40°C to 125°C 6		12.1 Community Resources	12
	6.8 Operating Characteristics		12.2 Trademarks	12
	6.9 Typical Characteristics		12.3 Electrostatic Discharge Caution	12
7	Parameter Measurement Information		12.4 Glossary	12
8	Detailed Description 8	13	Mechanical, Packaging, and Orderable Information	12


4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

IN	IOTE. Page numbers for previous revisions may differ from page numbers in the current version.	
С	Changes from Revision N (June 2015) to Revision O	Page
•	Added T _J junction temperature spec to Abs Max Ratings	4
С	Changes from Revision M (November 2013) to Revision N	Page
•	Added Applications, Device Information table, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1



5 Pin Configuration and Functions





YZP Package 6-Pin DSBGA Bottom View



See mechanical drawing for dimensions.

Pin Functions

	PIN		DECODINE IOU
NAME	NO.	1/0	DESCRIPTION
1A	1	1	Gate 1 logic signal
1Y	6	0	Gate 1 inverted signal
2A	3	1	Gate 2 logic signal
2Y	4	0	Gate 2 inverted signal
GND	2	_	Ground
V _{CC}	5	_	Supply/Power Pin



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage		-0.5	6.5	V
VI	Input voltage ⁽²⁾		-0.5	6.5	V
Vo	Voltage applied to any output in the	high-impedance or power-off state (2)	-0.5	6.5	V
Vo	Voltage applied to any output in the	high or low state (2)(3)	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		- 50	mA
Io	Continuous output current			±50	mA
	Continuous current through V _{CC} or 0	GND		±100	mA
T_{J}	Junction temperature		-65	150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±XXX V may actually have higher performance.

6.3 Recommended Operating Conditions

See (1)

			MIN	MAX	UNIT
\/	Cumply veltage	Operating	1.65	5.5	V
V _{CC}	Supply voltage	Data retention only	1.5		V
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 1.65 V		-4	
		V _{CC} = 2.3 V	-8		
I _{OH}		.,		-16	mA
		$V_{CC} = 3 V$		-24	
		V _{CC} = 4.5 V		-32	
		V _{CC} = 1.65 V		4	
		V _{CC} = 2.3 V		8	
I _{OL}	Low-level output current	.,		16	mA
		$V_{CC} = 3 V$		24	
		V _{CC} = 4.5 V		32	
T _A	Operating free-air temperature		-40	125	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽³⁾ The value of V_{CC} is provided in the Recommended Operating Conditions table.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±YYY V may actually have higher performance.



6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	DBV (SOT23)	DCK (SC70)	YZP (DSBGA)	UNIT
	6 PINS	6 PINS	6 PINS	
R _{0JA} Junction-to-ambient thermal resistance	215	259	139	°C/W
R _{0JC(top)} Junction-to-case (top) thermal resistance	55	87	18	°C/W
R _{0JB} Junction-to-board thermal resistance	57	89	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS	V	-40°	C to 85°C	-40°C	to 125°C	LINUT	
PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP ⁽¹⁾ MAX	MIN	TYP ⁽¹⁾ MAX	UNIT	
		1.65 V	0.7	1.4	0.7	1.4		
V_{T+}		2.3 V	1	1.7	1	1.7		
Positive-going input		3 V	1.3	2.2	1.3	2.2	V	
hreshold voltage		4.5 V	1.9	3.1	1.9	3.1		
		5.5 V	2.2	3.7	2.2	3.7		
		1.65 V	0.3	0.7	0.3	0.7		
V_{T-}		2.3 V	0.4	1	0.4	1		
Negative-going input		3 V	0.6	1.3	0.6	1.3	V	
threshold voltage		4.5 V	1.1	2	1.1	2		
		5.5 V	1.4	2.5	1.4	2.5		
		1.65 V	0.3	0.8	0.3	0.8		
ΔV_{T}		2.3 V	0.4	0.9	0.4	0.9		
Hysteresis		3 V	0.4	1.1	0.4	1.1	V	
$(V_{T+} - V_{T-})$		4.5 V	0.6	1.3	0.6	1.3		
		5.5 V	0.7	1.4	0.7	1.4		
	$I_{OH} = -100 \mu A$	1.65 V to 4.5 V	V _{CC} - 0.1		V _{CC} - 0.1			
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2		1.2			
V	$I_{OH} = -8 \text{ mA}$	2.3 V	1.9		1.9		V	
V _{OH}	$I_{OH} = -16 \text{ mA}$	3 V	2.4		2.4		V	
	$I_{OH} = -24 \text{ mA}$	3 V	2.3		2.3			
	$I_{OH} = -32 \text{ mA}$	4.5 V	3.8		3.8			
	I _{OL} = 100 μA	1.65 V to 4.5 V		0.1		0.1		
	I _{OL} = 4 mA	1.65 V		0.45		0.45		
V.	I _{OL} = 8 mA	2.3 V		0.3		0.3	V	
V _{OL}	I _{OL} = 16 mA	3 V		0.4		0.4	V	
	I _{OL} = 24 mA	3 V		0.55		0.55		
	I _{OL} = 32 mA	4.5 V		0.55		0.55		
I _I A input	V _I = 5.5 V or GND	0 to 5.5 V		±5		±5	μA	
off	V_I or $V_O = 5.5 \text{ V}$	0		±10		±10	μΑ	
I _{cc}	$V_I = 5.5 \text{ V or GND}, \qquad I_O = 0$	1.65 V to 5.5 V		10	·	10	μA	
ΔI _{CC}	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	3 V to 5.5 V		500		500	μΑ	
Cı	V _I = V _{CC} or GND	3.3 V		4			pF	

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



6.6 Switching Characteristics, -40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1 ± 0.15		V _{CC} = 2 ± 0.2		V _{CC} = 3 ± 0.3		V _{CC} = ± 0.5		UNIT
	(INPUT)	(0011 01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{pd}	Α	Y	3.9	9.5	1.9	5.7	2	5.4	1.5	4.3	ns

6.7 Switching Characteristics, -40°C to 125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1 ± 0.15		V _{CC} = 2 ± 0.2		V _{CC} = 3 ± 0.3		V _{CC} = ± 0.5		UNIT
	(INFOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{pd}	Α	Y	3.9	10.5	1.9	6.5	2	6	1.5	4.7	ns


6.8 Operating Characteristics

 $T_A = 25$ °C

	PARAMETER	TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	V _{CC} = 5 V	UNIT
	PARAMETER	TEST CONDITIONS	TYP	TYP	TYP	TYP	UNII
C_{pd}	Power dissipation capacitance	f = 10 MHz	16	17	18	21	pF

6.9 Typical Characteristics






Submit Documentation Feedback

Copyright © 1999–2015, Texas Instruments Incorporated




7 Parameter Measurement Information



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

.,	INI	PUTS		.,		В	.,
V _{cc}	V _i	t,/t,	V _M	V _{LOAD}	C _L	R _∟	V _A
1.8 V ± 0.15 V	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	30 pF	1 k Ω	0.15 V
$2.5~V~\pm~0.2~V$	V_{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	30 pF	500 Ω	0.15 V
$3.3~V~\pm~0.3~V$	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V ± 0.5 V	V_{cc}	≤2.5 ns	V _{cc} /2	2 × V _{cc}	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{\circ} = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $t_{\mbox{\tiny PLZ}}$ and $t_{\mbox{\tiny PHZ}}$ are the same as $t_{\mbox{\tiny dis}}.$
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms




8 Detailed Description

8.1 Overview

The SN74LVC2G14 device contains two Schmitt Trigger Inverter and performs the Boolean function $Y = \overline{A}$. The device functions as an independent inverter, but because of Schmitt Trigger action, it will have different input threshold levels for a positive-going (V_{t_*}) and negative-going (V_{t_*}) signals.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuit disables the output, preventing damaging current back-flow through the device when it is powered down.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Support Translation Down (5 V to 3.3 V; 3.3 V to 1.8 V)

As the inputs are 5.5-V tolerant, the device can be used as a down translator. When the input voltage exceeds $V_{T+\ (Max)}$, the output will follow V_{CC} , performing down-translation if the input voltage exceeds V_{CC} .

8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74LVC2G14.

Table 1. Functional Table (Each Inverter)

INPUT A	OUTPUT Y
Н	L
L	Н



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74LVC2G14 device is a high-drive CMOS device that can be used for a multitude of buffer type functions where the input is slow or noisy. The device can produce 24 mA of drive current at 3.3 V, making it Ideal for driving multiple outputs and good for high-speed applications up to 100 MHz. The inputs are 5.5-V tolerant allowing it to translate down to $V_{\rm CC}$.

9.2 Typical Application




Figure 4. Typical Application Schematic

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

9.2.2 Detailed Design Procedure

- Recommended Input Conditions
 - Rise time and fall time specs. See (Δt/ΔV) in the Recommended Operating Conditions table.
 - Specified high and low levels. See (V_{IH} and V_{IL}) in the Recommended Operating Conditions table.
 - Inputs are overvoltage tolerant allowing them to go as high as (V_I max) in the Recommended Operating
 Conditions table at any valid V_{CC}.

2. Recommend Output Conditions

Load currents should not exceed (I_O max) per output and should not exceed (continuous current through V_{CC} or GND) total current for the part. These limits are located in the *Absolute Maximum Ratings* table.

Product Folder Links: SN74LVC2G14

Outputs should not be pulled above V_{CC}.

Typical Application (continued)

9.2.3 Application Curve




Figure 5. ICC vs Frequency

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the table. Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F capacitor. If there are multiple V_{CC} pins, then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power pin. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input terminals should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. The following rules must be observed under all circumstances:

- All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating.
- The logic level that should be applied to any particular unused input depends on the function of the device.
 Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient.



11.2 Layout Example




Figure 6. Layout Schematic

Copyright © 1999–2015, Texas Instruments Incorporated



12 Device and Documentation Support

12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.2 Trademarks

NanoFree, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.





4-Apr-2019

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC2G14DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(C145, C14F, C14K, C14R)	Samples
SN74LVC2G14DBVRE4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C14F, C14R)	Samples
SN74LVC2G14DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C14F, C14R)	Samples
SN74LVC2G14DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(C145, C14F, C14K, C14R)	Samples
SN74LVC2G14DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C14F, C14R)	Samples
SN74LVC2G14DCK3	ACTIVE	SC70	DCK	6	3000	Pb-Free (RoHS)	CU SNBI	Level-1-260C-UNLIM	-40 to 125	(CFF, CFZ)	Samples
SN74LVC2G14DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(CF5, CFF, CFJ, CF K, CFR)	Samples
SN74LVC2G14DCKRE4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CF5	Samples
SN74LVC2G14DCKRG4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CF5	Samples
SN74LVC2G14DCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(CF5, CFF, CFJ, CF K, CFR)	Samples
SN74LVC2G14DCKTG4	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CF5	Samples
SN74LVC2G14YZPR	ACTIVE	DSBGA	YZP	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	(CF7, CFN)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

4-Apr-2019

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC2G14:

Automotive: SN74LVC2G14-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Sep-2019


TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
ľ	W	Overall width of the carrier tape
ı	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC2G14DBVR	SOT-23	DBV	6	3000	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74LVC2G14DBVRG4	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC2G14DBVT	SOT-23	DBV	6	250	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74LVC2G14DBVTG4	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC2G14DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC2G14DCKR	SC70	DCK	6	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC2G14DCKRG4	SC70	DCK	6	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC2G14DCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC2G14DCKTG4	SC70	DCK	6	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC2G14YZPR	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1

www.ti.com 9-Sep-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC2G14DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
SN74LVC2G14DBVRG4	SOT-23	DBV	6	3000	180.0	180.0	18.0
SN74LVC2G14DBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
SN74LVC2G14DBVTG4	SOT-23	DBV	6	250	180.0	180.0	18.0
SN74LVC2G14DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
SN74LVC2G14DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
SN74LVC2G14DCKRG4	SC70	DCK	6	3000	180.0	180.0	18.0
SN74LVC2G14DCKT	SC70	DCK	6	250	180.0	180.0	18.0
SN74LVC2G14DCKTG4	SC70	DCK	6	250	180.0	180.0	18.0
SN74LVC2G14YZPR	DSBGA	YZP	6	3000	220.0	220.0	35.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



DCK (R-PDSO-G6)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





DIE SIZE BALL GRID ARRAY



NOTES:

NanoFree Is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. NanoFree[™] package configuration.



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated