

4-Mbit (256K × 16) Static RAM

Features

■ Very high speed: 45 ns

■ Temperature ranges

☐ Industrial: –40 °C to +85 °C ☐ Automotive-A: –40 °C to +85 °C

■ Wide voltage range: 2.20 V to 3.60 V

■ Pin compatible with CY62146DV30

■ Ultra low standby power

 $\hfill \square$ Typical standby current: 1 μA

Maximum standby current: 7 μA

■ Ultra low active power

□ Typical active current: 2 mA at f = 1 MHz

■ Easy memory expansion with CE and OE features

■ Automatic power down when deselected

 Complementary metal oxide semiconductor (CMOS) for optimum speed and power

■ Available in a Pb-free 48-ball very fine-pitch ball grid array (VFBGA) and 44-pin TSOP II Packages

Functional Description

The CY62146EV30 is a high performance CMOS static RAM organized as 256K words by 16 bits. This device features an


advanced circuit design designed to provide an ultra low active current. Ultra low active current is ideal for providing More Battery Life $^{\rm TM}$ (MoBL $^{\rm I\!B}$) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption by 80 percent when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99 percent when deselected ($\overline{\rm CE}$ HIGH). The input and output pins (I/O $_0$ through I/O $_{15}$) are placed in a high impedance state when the device is deselected ($\overline{\rm CE}$ HIGH), outputs are disabled ($\overline{\rm OE}$ HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or a write operation is in progress ($\overline{\rm CE}$ LOW and WE LOW).

To write to the device, take Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) input LOW. If Byte Low Enable (\overline{BLE}) is LOW, then data from I/O pins $(I/O_0$ through I/O₇) is written into the location specified on the address pins $(A_0$ through A_{17}). If Byte High Enable (\overline{BHE}) is LOW, then data from the I/O pins $(I/O_8$ through I/O₁₅) is written into the location specified on the address pins $(A_0$ through A_{17}).

To read from the device, take Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable ($\overline{\text{WE}}$) HIGH. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from the memory location specified by the address pins appears on I/O₀ to I/O₇. If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See the Truth Table on page 11 for a complete description of read and write modes.

For a complete list of related documentation, click here.

Logic Block Diagram



Cypress Semiconductor CorporationDocument Number: 38-05567 Rev. *N



Contents

Pin Configurations	3
Product Portfolio	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	4
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	6
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering information	
Ordering Code Definitions	12
Package Diagrams	13
Acronyms	15
Document Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	19
Worldwide Sales and Design Support	19
Products	19
PSoC® Solutions	19
Cypress Developer Community	19
Technical Support	19



Pin Configurations

Figure 1. 48-ball VFBGA pinout [1, 2]





Figure 2. 44-pin TSOP II pinout [1]



Product Portfolio

							Power Di	ssipation			
Product	Range	V _{CC} Range (V)		Speed	Operating I _{CC} (mA)				Standby I (uA)		
Product	Kange				(ns)	f = 1 MHz		: max	— Standby I _{SB2} (μA)		
		Min	Typ [3]	Max		Typ [3]	Max	Typ [3]	Max	Typ [3]	Max
CY62146EV30LL	Industrial / Automotive-A	2.2	3.0	3.6	45	2	2.5	15	20	1	7

- 1. NC pins are not connected on the die.
- 2. Pins H1, G2, and H6 in the BGA package are address expansion pins for 8Mb, 16Mb and 32Mb respectively.
- 3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C.



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage temperature-65 °C to + 150 °C Ambient temperature with power applied-55 °C to + 125 °C Supply voltage to ground potential-0.3 V to + 3.9 V (V_{CCmax} + 0.3 V) DC voltage applied to outputs in High-Z state $^{[4,\;5]}$ -0.3 V to 3.9 V (V $_{\rm CCmax}$ + 0.3 V)

DC input voltage $^{[4, 5]}$ -0.3 V to 3.9 V ($V_{CC max}$ + 0.3 V	/)
Output current into outputs (LOW)20 m	Α
Static Discharge Voltage (per MIL-STD-883, Method 3015)>2001	V
Latch-up Current>200 m	Α

Operating Range

Device	Range	Ambient Temperature	V _{CC} [6]	
CY62146EV30	Industrial / Automotive-A	–40 °C to +85 °C	2.2 V to 3.6 V	

Electrical Characteristics

Over the Operating Range

	2	7.10	. Po	45 ns (Inc	lustrial/Auto	motive-A)	
Parameter	Description	lest Co	nditions	Min	Тур ^[7]	Max	Unit
V _{OH}	Output high voltage	I _{OH} = -0.1 mA		2.0	-	_	V
		$I_{OH} = -1.0 \text{ mA}, V_{OH}$	_{CC} ≥ 2.70 V	2.4	-	_	V
V_{OL}	Output low voltage	I _{OL} = 0.1 mA		-	-	0.4	V
		I_{OL} = 2.1 mA, V_{CO}	₂ ≥ 2.70 V	-	-	0.4	V
V _{IH}	Input high voltage	V _{CC} = 2.2 V to 2.7	7 V	1.8	-	V _{CC} + 0.3	V
		$V_{CC} = 2.7 \text{ V to } 3.6$	6 V	2.2	-	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage	V _{CC} = 2.2 V to 2.7 V		-0.3	-	0.6	V
		V _{CC} = 2.7 V to 3.6	V _{CC} = 2.7 V to 3.6 V		-	0.8	V
I _{IX}	Input leakage current	$GND \le V_1 \le V_{CC}$		- 1	-	+1	μΑ
I _{OZ}	Output leakage current	$GND \le V_O \le V_{CC}$	Output disabled	– 1	-	+1	μΑ
I _{CC}	V _{CC} operating supply current	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)},$ $I_{OUT} = 0 \text{ mA}$	_	15	20	mA
		f = 1 MHz	I _{OUT} = 0 mA CMOS levels	_	2	2.5	
I _{SB1}	Automatic CE power down current – CMOS inputs	$\overline{\text{CE}} > \text{V}_{\text{CC}} - 0.2 \text{ V},$ $\text{V}_{\text{IN}} > \text{V}_{\text{CC}} - 0.2 \text{ V or V}_{\text{IN}} < 0.2 \text{ V},$ $\text{f} = \text{f}_{\text{max}} \text{ (Address and data only)},$ $\text{f} = 0 (\overline{\text{OE}}, \overline{\text{BHE}}, \overline{\text{BLE}} \text{ and } \overline{\text{WE}}),$		-	1	7	μА
I _{SB2} ^[8]	Automatic CE power down current – CMOS inputs	$V_{CC} = 3.60 \text{ V}$ $\overline{CE} \ge V_{CC} - 0.2 \text{ V}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$ $f = 0, V_{CC} = 3.60 \text{ V}$	′ or V _{IN} <u><</u> 0.2 V,	_	1	7	μА

- A. V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
 5. V_{IH(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 6. Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V_{CC}(min) and 200 μs wait time after V_{CC} stabilization.
 7. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
- 8. Chip enable ($\overline{\text{CE}}$) and byte enables ($\overline{\text{BHE}}$ and $\overline{\text{BLE}}$) need to be tied to CMOS levels to meet the $I_{SB1}/I_{SB2}/I_{CCDR}$ spec. Other inputs can be left floating.



Capacitance


Parameter [9]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter [9]	Description	Test Conditions	VFBGA	TSOP II	Unit
Θ_{JA}		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	42.10	55.52	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		23.45	16.03	°C/W

AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms



Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V

Note
9. Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Condition	Min	Typ ^[10]	Max	Unit	
V_{DR}	V _{CC} for data retention			1.5	-	-	V
ICCDR [11]	Data retention current	$V_{CC} = 1.5 \text{ V},$ $\overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or}$ $V_{IN} \le 0.2 \text{ V}$	Industrial / Automotive-A	ı	0.8	7	μА
t _{CDR} ^[12]	Chip deselect to data retention time	_		0	_	_	ns
t _R ^[13]	Operation recovery time	_		45	_	_	ns

Data Retention Waveform

Figure 4. Data Retention Waveform



^{10.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

11. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB1}/I_{SB2}/I_{CCDR} spec. Other inputs can be left floating.

12. Tested initially and after any design or process changes that may affect these parameters.

13. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.



Switching Characteristics

Over the Operating Range

Parameter [14, 15]	Description	45 (Industrial/A		Unit
	·	Min	Max	
Read Cycle				
t _{RC}	Read cycle time	45	_	ns
t _{AA}	Address to data valid	-	45	ns
t _{OHA}	Data hold from address change	10	_	ns
t _{ACE}	CE LOW to data valid	-	45	ns
t _{DOE}	OE LOW to data valid	-	22	ns
t _{LZOE}	OE LOW to Low-Z [16]	5	_	ns
t _{HZOE}	OE HIGH to High-Z [16, 17]	-	18	ns
t _{LZCE}	CE LOW to Low-Z [16]	10	_	ns
t _{HZCE}	CE HIGH to High-Z [16, 17]	-	18	ns
t _{PU}	CE LOW to power up	0	_	ns
t _{PD}	CE HIGH to power down	-	45	ns
t _{DBE}	BLE / BHE LOW to data valid	-	22	ns
t _{LZBE}	BLE / BHE LOW to Low-Z [16]	5	_	ns
t _{HZBE}	BLE / BHE HIGH to High-Z [16, 17]	-	18	ns
Write Cycle [18, 19)]			
t _{WC}	Write cycle time	45	_	ns
t _{SCE}	CE LOW to write end	35	_	ns
t _{AW}	Address setup to write end	35	_	ns
t _{HA}	Address hold from write end	0	_	ns
t _{SA}	Address setup to write start	0	_	ns
t _{PWE}	WE pulse width	35	_	ns
t _{BW}	BLE / BHE LOW to write end	35	_	ns
t _{SD}	Data setup to write end	25	_	ns
t _{HD}	Data hold from write end	0	_	ns
t _{HZWE}	WE LOW to High-Z [16, 17]	_	18	ns
t _{LZWE}	WE HIGH to Low-Z [16]	10	_	ns

^{14.} Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1 V/ns) or less, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} as shown in the Figure 3 on page 5.

15. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in production.

^{16.} At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZBE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given

 ^{17.} t_{HZOE}, t_{HZOE}, t_{HZDE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.
 18. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write
 19. The minimum write pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be sum of t_{HZWE} and t_{SD}.



Switching Waveforms

Figure 5. Read Cycle 1 (Address Transition Controlled) [20, 21]





Figure 6. Read Cycle No. 2 (OE Controlled) [21, 22]



^{20.} The device is continuously selected. \overline{OE} , $\overline{CE} = V_{\parallel L}$, \overline{BHE} and/or $\overline{BLE} = V_{\parallel L}$. 21. \overline{WE} is HIGH for read cycle.

^{22.} Address valid before or similar to $\overline{\text{CE}}$ and $\overline{\text{BHE}}$, $\overline{\text{BLE}}$ transition LOW.



Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 (WE Controlled) [23, 24, 25]





Figure 8. Write Cycle No. 2 (CE Controlled) [23, 24, 25]



- 23. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

 24. Data I/O is high impedance if OE = V_{IH}.

 25. If CE goes HIGH simultaneously with WE = V_{IH}, the output remains in a high impedance state.

- 26. During this period, the I/Os are in output state and input signals must not be applied.



Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 (WE Controlled, OE LOW) [27, 28]





Figure 10. Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [27]



Notes_
27. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ = V_{IH}, the output remains in <u>a</u> high impedance state.
28. The minimum write pulse width for Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) should be sum of t_{HZWE} and t_{SD}.
29. During this period, the I/Os are in output state and input signals must not be applied.



Truth Table

CE [30]	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High-Z	Deselect/power-down	Standby (I _{SB})
L	X	Х	Н	Н	High-Z	Output disabled	Active (I _{CC})
L	Н	L	L	L	Data out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data out (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High-Z	t (I/O ₀ –I/O ₇); Read	
L	Н	L	L	Н	Data out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High-Z	Read	Active (I _{CC})
L	Н	Н	L	L	High-Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	L	High-Z	Output disabled	Active (I _{CC})
L	Н	Н	L	Н	High-Z	Output disabled	Active (I _{CC})
L	L	Х	L	L	Data in (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	L	Х	Н	L	Data in (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High-Z	Write	Active (I _{CC})
L	L	Х	L	Н	Data in (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High-Z	Write	Active (I _{CC})

Note
30. Chip enable must be at CMOS levels (not floating). Intermediate voltage levels on this pin is not permitted.




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62146EV30LL-45BVXI	51-85150	48-ball VFBGA (Pb-free)	Industrial
	CY62146EV30LL-45ZSXI	51-85087	44-pin TSOP II (Pb-free)	

Please contact your local Cypress sales representative for availability of other parts


Ordering Code Definitions





Package Diagrams

Figure 11. 48-ball VFBGA (6 × 8 × 1.0 mm) Package Outline, 51-85150



01/4/00/	DIMENSIONS				
SYMBOL	MIN.	NOM.	MAX.		
Α	-		1.00		
A1	0.16	-	•		
A2		-	0,81		
D		8.00 BSC			
E	6.00 BSC				
D1	5.25 BSC				
E1	3.75 BSC				
MD	8				
ME	6				
n		48			
Øь	0.25	0.30	0.35		
eE	0.75 BSC				
eD	0.75 BSC				
SD	0.375 BSC				
SE	0.375 BSC				

NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-2009.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 4. PREPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MO" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
 SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
 AIS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MO X ME.

Ó DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

**Sp" and "Se" are measured with respect to datums a and b and define the position of the center solder ball in the outer row.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" OR "SE" = 0,

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.

8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.


41 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.

51-85150 *I



Package Diagrams (continued)

Figure 12. 44-pin TSOP II Package Outline, 51-85087



51-85087 *E



Acronyms

Acronym	Description			
BHE	Byte High Enable			
BLE	Byte Low Enable			
CMOS	Complementary Metal Oxide Semiconductor			
CE	Chip Enable			
I/O	Input/Output			
OE	Output Enable			
SRAM	Static Random Access Memory			
TSOP	Thin Small Outline Package			
VFBGA	Very Fine-Pitch Ball Gird Array			
WE	Write Enable			

Document Conventions

Units of Measure

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
mA	milliampere			
ns	nanosecond			
Ω	ohm			
pF	picofarad			
V	volt			
W	watt			



Document History Page

ocumen ocumen	cument Title: CY62146EV30 MoBL [®] , 4-Mbit (256K × 16) Static RAM cument Number: 38-05567			
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	223225	AJU	05/05/2004	New data sheet.
*A	247373	SYT	07/28/2004	Changed status from Advance Information to Preliminary. Updated Operating Range: Updated Note 6 (Replaced "100 μs wait time" with "200 μs wait time"). Updated Data Retention Characteristics: Changed maximum value of t_{CCDR} parameter from 2.0 μA to 2.5 μA . Changed minimum value of t_{R} parameter from 100 μs to t_{RC} ns. Updated Switching Characteristics: Changed minimum value of t_{OHA} parameter from 6 ns to 10 ns corresponding to both 35 ns and 45 ns speed bin. Changed maximum value of t_{DOE} parameter from 15 ns to 18 ns corresponding 35 ns speed bin. Changed maximum value of t_{HZOE} , t_{HZBE} , and t_{HZWE} parameters from 12 ns to 18 ns corresponding 35 ns speed bin and from 15 ns to 18 ns corresponding to 45 ns speed bin. Changed maximum value of t_{HZCE} parameter from 12 ns to 18 ns corresponding to 35 ns speed bin and from 15 ns to 22 ns corresponding to 45 ns speed bin. Changed maximum value of t_{DBE} parameter from 15 ns to 18 ns corresponding to 35 ns speed bin and from 40 ns to 35 ns corresponding to 35 ns speed bin and from 40 ns to 35 ns corresponding to 45 ns speed bin. Changed minimum value of t_{SCE} and t_{BW} parameters from 25 to 30 ns corresponding to 35 ns speed bin and from 40 ns to 35 ns corresponding to 45 ns speed bin and from 20 ns to 22 ns corresponding to 45 ns speed bin Removed Note "If both Byte Enables (BHE and BLE) are toggled together the this value is 6 ns min. Otherwise this value is 3 ns min." and its reference in t_{LZBE} parameter. Updated Ordering Information: Updated part numbers.
*B	414807	ZSD	12/16/2005	Changed status from Preliminary to Final. Removed "L" version of CY62146EV30 part in all instances across the document. Removed 35 ns speed bin related information in all instances across the document. Changed the address of Cypress Semiconductor Corporation in Page 1 fro "3901 North First Street" to "198 Champion Court". Updated Pin Configurations: Updated Figure 1 (Replaced DNU with NC corresponding to ball E3). Removed Note "DNU pins have to be left floating or tied to V _{SS} to ensure prop application." and its reference.



Document History Page (continued)

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
B (cont.)	414807	ZSD	12/16/2005	Updated Electrical Characteristics: Changed typical value of I _{CC} parameter from 12 mA to 15 mA corresponding to 45 ns speed bin and Test Condition "f = f _{max} ". Changed typical value of I _{CC} parameter from 1.5 mA to 2 mA corresponding to 45 ns speed bin and Test Condition "f = 1 MHz". Changed maximum value of I _{CC} parameter from 2 mA to 2.5 mA corresponding to 45 ns speed bin and Test Condition "f = 1 MHz". Changed maximum value of I _{SB1} parameter from 0.7 μA to 1 μA corresponding to 45 ns speed bin. Changed typical value of I _{SB1} parameter from 0.7 μA to 1 μA corresponding to 45 ns speed bin. Changed maximum value of I _{SB2} parameter from 0.7 μA to 1 μA corresponding to 45 ns speed bin. Changed typical value of I _{SB2} parameter from 0.7 μA to 1 μA corresponding to 45 ns speed bin. Changed maximum value of I _{SB2} parameter from 2.5 μA to 7 μA corresponding to 45 ns speed bin. Updated AC Test Loads and Waveforms: Updated Figure 3 (Replaced 50 pF with 30 pF). Updated Pigure 3 (Replaced 50 pF with 30 pF). Updated Data Retention Characteristics: Changed maximum value of I _{CCDR} parameter from 2.5 μA to 7 μA. Added typical value of I _{CCDR} parameter. Updated Switching Characteristics: Changed minimum value of t _{LZOE} parameter from 3 ns to 5 ns corresponding to 45 ns speed bin. Changed minimum value of t _{LZOE} parameter from 6 ns to 10 ns corresponding to 45 ns speed bin. Changed minimum value of t _{LZDE} parameter from 6 ns to 5 ns corresponding to 45 ns speed bin. Changed minimum value of t _{LZDE} parameter from 6 ns to 5 ns corresponding to 45 ns speed bin. Changed minimum value of t _{LZDE} parameter from 6 ns to 5 ns corresponding to 45 ns speed bin. Changed minimum value of t _{LZDE} parameter from 6 ns to 5 ns corresponding to 45 ns speed bin. Changed minimum value of t _{LZWE} parameter from 6 ns to 10 ns corresponding to 45 ns speed bin. Changed minimum value of t _{LZWE} parameter from 6 ns to 10 ns corresponding to 45 ns speed bin. Changed minimum value of t _{LZWE} parameter from 6 ns to 10 ns corresponding t
*C	925501	VKN	04/09/2007	Updated Electrical Characteristics: Added Note 8 and referred the same note in I _{SB2} parameter. Updated Data Retention Characteristics: Added Note 11 and referred the same note in I _{CCDR} parameter. Updated Switching Characteristics: Added Note 15 and referred the same note in "Parameter" column.
*D	2678796	VKN / PYRS	03/25/2009	Added Automotive-A Temperature Range related information in all instance across the document. Completing Sunset Review.



Document History Page (continued)

Document Title: CY62146EV30 MoBL [®] , 4-Mbit (256K × 16) Static RAM Document Number: 38-05567				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*E	2944332	VKN	06/04/2010	Updated Truth Table: Added Note 30 and referred the same note in "CE" column. Updated Package Diagrams: spec 51-85150 – Changed revision from *D to *E. spec 51-85087 – Changed revision from *A to *C. Updated to new template.
*F	3109050	PRAS	12/13/2010	Changed all Table Footnotes to Notes in all instances across the document. Updated Ordering Information: No change in part numbers. Added Ordering Code Definitions. Updated Package Diagrams: spec 51-85150 – Changed revision from *E to *F.
*G	3302915	RAME	07/14/2011	Updated Functional Description: Updated description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines."). Updated Ordering Information: No change in part numbers. Updated Ordering Code Definitions. Added Units of Measure. Updated to new template.
*H	3961126	TAVA	04/10/2013	Updated Package Diagrams: spec 51-85150 – Changed revision from *F to *H. spec 51-85087 – Changed revision from *C to *E. Completing Sunset Review.
*	4101995	VINI	08/22/2013	Updated Switching Characteristics: Updated Note 15. Updated to new template.
*J	4348752	MEMJ	04/16/2014	Updated Switching Characteristics: Added Note 19 and referred the same note in "Write Cycle" (for t _{PWE} paramete in WE controlled, OE LOW Write cycle). Updated Switching Waveforms: Added Note 28 and referred the same note in Figure 9 (for t _{PWE} parameter in WE controlled, OE LOW Write cycle). Completing Sunset Review.
*K	4576526	MEMJ	11/21/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end.
* <u>L</u>	5233278	VINI	04/21/2016	Updated Thermal Resistance: Replaced "two-layer" with "four-layer" in "Test Conditions" column. Updated all values in "VFBGA" and "TSOP II" columns. Updated to new template. Completing Sunset Review.
*M	6029183	VINI	01/12/2018	Updated Ordering Information: Updated part numbers. Updated to new template.
*N	6560465	VINI	04/29/2019	Updated Package Diagrams: spec 51-85150 – Changed revision from *H to *I. Updated to new template. Completing Sunset Review.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2004–2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-05567 Rev. *N Revised April 29, 2019 Page 19 of 19