













#### SN54HC08, SN74HC08

SCLS081G - DECEMBER 1982-REVISED JUNE 2016

# SNx4HC08 Quadruple 2-Input Positive-AND Gates

## **Features**

- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive up to 10 LSTTL Loads
- Low Power Consumption: Maximum I<sub>CC</sub> 20 µA
- Typical  $t_{pd} = 8 \text{ ns at } 6 \text{ V}$
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 µA (Maximum)

# **Applications**

- Servers
- LED Displays
- **Network Switches**
- I/O Expanders
- Base Station Processor Boards

# 3 Description

The SNx4HC08 devices contain four independent 2-input AND gates. They perform the Boolean function  $Y = A \bullet B$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
SN74HC08D	SOIC (14)	8.65 mm × 3.90 mm		
SN74HC08DB	SSOP (14)	6.30 mm × 5.30 mm		
SN74HC08N	PDIP (14)	19.34 mm × 6.35 mm		
SN74HC08NS	SO (14)	10.30 mm × 5.30 mm		
SN74HC08PW	TSSOP (14)	5.00 mm × 4.40 mm		
	LCCC (20)	1.83 mm × 8.89 mm		
SN54HC08	CDIP (14)	19.56 mm × 6.67 mm		
	CFP (14)	9.21 mm × 5.97 mm		

<sup>(1)</sup> For all available packages, see the orderable addendum at the end of the data sheet.

# **Functional Diagram**



Copyright © 2016, Texas Instruments Incorporated



# **Table of Contents**

1Features18.2Functional Block Diagram2Applications18.3Feature Description	
3 Description	
4 Revision History	10
5 Pin Configuration and Functions	10
6 Specifications	1
6.1 Absolute Maximum Ratings	1 <sup>1</sup>
6.2 ESD Ratings4 11 Layout	1 <sup>1</sup>
6.3 Recommended Operating Conditions	1
6.4 Thermal Information	1
6.5 Electrical Characteristics: SN54HC08	13
6.6 Electrical Characteristics: SN74HC08	1:
6.7 Switching Characteristics: SN54HC08 6 12.2 Related Links	1:
6.8 Switching Characteristics: SN74HC087 12.3 Community Resource	1:
6.9 Operating Characteristics	1:
6.10 Typical Characteristics	1:
7 Parameter Measurement Information	1:
8 Detailed Description 9 13 Mechanical, Packaging, and Orderal Information 19 10 10 10 10 10 10 10 10 10 10 10 10 10	

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## Changes from Revision F (January 2007) to Revision G

**Page** 


Added ESD Ratings table, Feature Descriptionsection, Device Functional Modes, Application and Implementation section, Power Supply Recommendationssection, Layoutsection, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	. 1
Removed Ordering Information table, see POA at the end of the datasheet	. 1
Added ESD warning	4
Split Electrical Characteristics and Switching Characteristics tables into separate tables for the SN54HC08 and SN74HC08 parts	. 5
	section, Power Supply Recommendationssection, Layoutsection, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section


Submit Documentation Feedback



# 5 Pin Configuration and Functions

SN54HC08: J, W; SN74HC08: D, DB, N, NS, and PW Packages 14-Pin CDIP, CFP, SOIC, SSOP, PDIP, SO, and TSSOP Top View





#### **Pin Functions**

PIN				
NAME	CDIP, CFP, SOIC, SSOP, PDIP, SO, and TSSOP	LCCC	I/O	DESCRIPTION
1A	1	2	I	Input 1
1B	2	3	I	Input 1
1Y	3	4	0	Output 1
2A	4	6	I	Input 2
2B	5	8	I	Input 2
2Y	6	9	0	Output 2
3A	9	13	I	Input 3
3B	10	14	I	Input 3
3Y	8	12	0	Output 3
4A	12	18	I	Input 4
4B	13	19	I	Input 4
4Y	11	16	0	Output 4
GND	7	10	_	Ground Pin
VCC	14	20	_	Power Pin
NC	_	1, 5, 7, 11, 15, 17	_	No internal connection

Copyright © 1982–2016, Texas Instruments Incorporated

Submit Documentation Feedback



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage		-0.5	7	V
Input clamp current <sup>(2)</sup> , I <sub>IK</sub>	$V_I < 0$ or $V_I > V_{CC}$		±20	mA
Output clamp current <sup>(2)</sup> , I <sub>OK</sub>	V <sub>O</sub> < 0		±20	mA
Continuous output current, I <sub>O</sub>	V <sub>O</sub> = 0 to V <sub>CC</sub>		±25	mA
Continuous current through VCC or GND, ICC	2		±50	mA
Junction temperature, T <sub>J</sub>			150	°C
Storage temperature, T <sub>stg</sub>		-60	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
SN74HC	08 in D, DB, N, NS, or PW			
\/	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5	6	V
		$V_{CC} = 2 V$	1.5			
$V_{IH}$	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			V
		$V_{CC} = 6 V$	4.2			
		V <sub>CC</sub> = 2 V			0.5	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V			1.35	V
			$V_{CC} = 6 V$			1.8
$V_{I}$	Input voltage		0		$V_{CC}$	V
$V_{O}$	Output voltage		0		$V_{CC}$	V
		V <sub>CC</sub> = 2 V			1000	
Δt/Δν	Input transition rise and fall rate	V <sub>CC</sub> = 4.5 V			500	ns/V
		$V_{CC} = 6 V$			400	
_	Operating free air temperature	SN54HC08	-55		125	°C
T <sub>A</sub>	Operating free-air temperature	SN74HC08	-40		85	10

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See Implications of Slow or Floating CMOS Inputs, SCBA004.

Submit Documentation Feedback

Copyright © 1982–2016, Texas Instruments Incorporated

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		D (SOIC)	DB (SSOP)	N (CFP)	NS (SO)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	92.5	106.8	56.5	89.9	121.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	52.4	58.8	43.7	47.7	49.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	46.7	54.2	36.3	48.7	62.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	19.4	23.8	28.4	17.6	6	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	46.5	53.7	36.2	48.4	62.3	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## 6.5 Electrical Characteristics: SN54HC08

 $T_A = 25^{\circ}C$  (unless otherwise noted)

	PARAMETER		TEST CONDIT	IONS	MIN	TYP	MAX	UNIT
				V <sub>CC</sub> = 2 V	1.9	1.998		
			$I_{OH} = -20 \mu A$	V <sub>CC</sub> = 4.5 V	4.4	4.499		
				V <sub>CC</sub> = 6 V	5.9	5.999		
$V_{OH}$	V <sub>OH</sub> High-level output voltage	$V_I = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -4 \text{ mA},$	$T_A = 25^{\circ}C$	3.98	4.3		V
			$V_{CC} = 4.5 \text{ V}$	$T_A = -55$ °C to 125°C	3.7			
			$I_{OH} = -5.2 \text{ mA},$	T <sub>A</sub> = 25°C	5.48	5.8		
			$V_{CC} = 6 V$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	5.2			
			$I_{OL} = 20 \mu A$ $V_{IH} \text{ or } V_{IL}$ $I_{OI} = 4 \text{ mA},$	V <sub>CC</sub> = 2 V		0.002	0.1	
				V <sub>CC</sub> = 4.5 V		0.001	0.1	V
				V <sub>CC</sub> = 6 V		0.001	0.1	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH} \text{ or } V_{IL}$		$T_A = 25^{\circ}C$		0.17	0.26	
			$V_{CC} = 4.5 \text{ V}$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			0.4	
			$I_{OL} = 5.2 \text{ mA},$	$T_A = 25^{\circ}C$		0.15	0.26	
			$V_{CC} = 6 V$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			0.4	
	Input ourrent	V - V or 0 V	- 6 V	T <sub>A</sub> = 25°C		±0.1	±100	nA
l <sub>l</sub>	Input current	$v_1 = v_{CC} \text{ or } 0, v_1$	$V_I = V_{CC}$ or 0, $V_{CC} = 6 \text{ V}$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			±1000	ΠA
	Quiocont ourrent	$V_{I} = V_{CC}$ or 0, $I_{O} = 0$ , $V_{CC} = 6$ V	-0.1/ -61/	T <sub>A</sub> = 25°C			2	
I <sub>CC</sub>	Quiescent current		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			40	μΑ	
Ci	Input capacitance	V <sub>CC</sub> = 2 V to 6 V	/			3	10	pF

5



## 6.6 Electrical Characteristics: SN74HC08

 $T_A = 25$ °C (unless otherwise noted)

	PARAMETER		TEST CONDIT	IONS	MIN	TYP	MAX	UNIT
				V <sub>CC</sub> = 2 V	1.9	1.998		
			$I_{OH} = -20 \mu A$	V <sub>CC</sub> = 4.5 V	4.4	4.499		
				V <sub>CC</sub> = 6 V	5.9	5.999		
$V_{OH}$	V <sub>OH</sub> High-level output voltage	$V_I = V_{IH}$ or $V_{IL}$	$I_{OH} = -4 \text{ mA},$	T <sub>A</sub> = 25°C	3.98	4.3		V
			$V_{CC} = 4.5 \text{ V}$	$T_A = -55$ °C to 125°C	3.84			
			$I_{OH} = -5.2 \text{ mA},$	T <sub>A</sub> = 25°C	5.48	5.8		
			$V_{CC} = 6 \text{ V}$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	5.34			
			$I_{OL}$ = 20 $\mu$ A $I_{OL}$ = 4 mA, $V_{CC}$ = 4.5 V	V <sub>CC</sub> = 2 V		0.002	0.1	V
				V <sub>CC</sub> = 4.5 V		0.001	0.1	
				V <sub>CC</sub> = 6 V		0.001	0.1	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}$ or $V_{IL}$		T <sub>A</sub> = 25°C		0.17	0.26	
				$T_A = -55$ °C to 125°C			0.33	
			$I_{OL} = 5.2 \text{ mA},$	T <sub>A</sub> = 25°C		0.15	0.26	
			$V_{CC} = 6 \text{ V}$	$T_A = -55$ °C to 125°C			0.33	
	Input ourrent	$V_1 = V_{CC}$ or 0, $V_2$	- 6 V	T <sub>A</sub> = 25°C		±0.1	±100	nA
l <sub>l</sub>	Input current	VI = VCC OI O, V	CC = 0 v	$T_A = -55$ °C to 125°C			±1000	ПА
	Quiescent current	V = V or 0 1	-0 \/ -6 \/	$T_A = 25^{\circ}C$			2	
I <sub>CC</sub>	Quiescent cultent	v <sub>I</sub> = v <sub>CC</sub> or o, i <sub>C</sub>	$V_{I} = V_{CC} \text{ or } 0, I_{O} = 0, V_{CC} = 6 \text{ V}$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			20	μA
Ci	Input capacitance	$V_{CC} = 2 \text{ V to } 6 \text{ V}$				3	10	pF

# 6.7 Switching Characteristics: SN54HC08

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST	TEST CONDITIONS		TYP	MAX	UNIT					
				V <sub>CC</sub> = 2 V	$T_A = 25^{\circ}C$		50	100						
					V				V <sub>CC</sub> = 2 V	$T_A = -55$ °C to 125°C			150	
	Droposation dolor	Α				Y V <sub>CC</sub> = 4.5 V		T <sub>A</sub> = 25°C		10	20	20		
t <sub>pd</sub>	Propagation delay A Y	V <sub>CC</sub> = 4.5 V	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			30	ns							
			V 6.V	T <sub>A</sub> = 25°C		8	17							
				v <sub>CC</sub> = 6 v	$V_{CC} = 6 V$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			25					
				V 2.V	T <sub>A</sub> = 25°C		38	75						
				$V_{CC} = 2 V$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			110						
	Tananitian time		V	V 45V	T <sub>A</sub> = 25°C		8	15						
t <sub>t</sub>	Transition time		Y	Y	Y	$V_{CC} = 4.5 \text{ V}$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			22	ns			
			.,	T <sub>A</sub> = 25°C		6	13							
			$V_{CC} = 6 V$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			19							

Submit Documentation Feedback

Copyright © 1982–2016, Texas Instruments Incorporated



# 6.8 Switching Characteristics: SN74HC08

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST	TEST CONDITIONS			MAX	UNIT
				V <sub>CC</sub> = 2 V	T <sub>A</sub> = 25°C		50	100	
			V <sub>CC</sub> = 2 V	$T_A = -55$ °C to 125°C			125		
	Drangation dalay	Α	Y	\/ 4.5.\/	T <sub>A</sub> = 25°C		10	20	20
t <sub>pd</sub> Propagation delay	A	ř	$V_{CC} = 4.5 \text{ V}$	$T_A = -55$ °C to 125°C			25	ns	
				V 6.V	T <sub>A</sub> = 25°C		8	17	
				$V_{CC} = 6 V$	$T_A = -55$ °C to 125°C			24	
				V - 2 V	T <sub>A</sub> = 25°C		38	75	
				$V_{CC} = 2 V$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			95	
	Turn riting times		Y	V 45V	T <sub>A</sub> = 25°C		8	15	
t <sub>t</sub>	Transition time		Y	$V_{CC} = 4.5 \text{ V}$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			19	ns
			V 6.V	T <sub>A</sub> = 25°C		6	13		
				$V_{CC} = 6 V$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			16	

# 6.9 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C	Power dissipation capacitance per inverter	No load	20	pF

# 6.10 Typical Characteristics





Figure 1. Propagation Delay vs V<sub>CC</sub>



## 7 Parameter Measurement Information



- A. CL includes probe and test-fixture capacitance.
- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_0 = 50 \Omega$ ,  $t_f = 6$  ns,  $t_f = 6$  ns.
- C. The outputs are measured one at a time with one input transition per measurement.
- D. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

Figure 2. Load Circuit and Voltage Waveforms

Submit Documentation Feedback




## 8 Detailed Description

#### 8.1 Overview

The SNx4HC08 contains quadruple 2-input positive AND gate device and performs the Boolean function  $Y = A \bullet B$ . This device is useful when multiple AND functions are used in the system.

## 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Figure 3. Logic Diagram (Positive Logic)

## 8.3 Feature Description

The device can operate from 2 V to 6 V, allowing a wide operating voltage.

The device has low power consumption (20- $\mu$ A maximum I<sub>CC</sub>).

### 8.4 Device Functional Modes

Table 1 lists the functional modes for the SN54HC08 and SN74HC08 devices.

**Table 1. Function Table (Each Inverter)** 

INP	OUTPUT	
Α	В	Y
Н	Н	Н
L	X	L
X	L	L



# 9 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The SNx4HC08 is used to drive CMOS device and used for implementing AND logic. The HC family is low power with the SNx4HC08 having 20- $\mu$ A maximum supply current. The supply for SN74HC08 is wide, accepting 2-V to 6-V V<sub>CC</sub>. This device can be used for a multitude of bus-interface type applications where output ringing is a concern.

## 9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 4. Typical Application Diagram

## 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive also creates fast edges into light loads, so consider routing and load conditions to prevent ringing.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended input conditions
  - Rise time and fall time specs: See (Δt/ΔV) in Recommended Operating Conditions.
  - Specified high and low levels: See (V<sub>IH</sub> and V<sub>IL</sub>) in Recommended Operating Conditions.
- 2. Absolute Maximum Output Conditions
  - Load currents must not exceed 25 mA per output and 50 mA total for the part
  - Outputs must not be pulled above V<sub>CC</sub>

Submit Documentation Feedback



## **Typical Application (continued)**

#### 9.2.3 Application Curve




Figure 5. Transition Time vs V<sub>CC</sub>

# 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in *Recommended Operating Conditions*.

Each VCC pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1-µF capacitor is recommended and if there are multiple VCC pins then 0.01-µF or 0.022-µF capacitor is recommended for each power pin. Multiple bypass capacitors may be used in parallel to reject different frequencies of noise. 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

### 11 Layout

## 11.1 Layout Guidelines

When using multiple bit logic devices inputs must not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or VCC, whichever makes more sense or is more convenient.

## 11.2 Layout Example




Figure 6. Layout Diagram



## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

#### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54HC08	Click here	Click here	Click here	Click here	Click here
SN74HC08	Click here	Click here	Click here	Click here	Click here

## 12.3 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback





24-Aug-2018

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-8404701VCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8404701VC A SNV54HC08J	Samples
5962-8404701VDA	ACTIVE	CFP	W	14	25	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8404701VD A SNV54HC08W	Samples
84047012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	84047012A SNJ54HC 08FK	Samples
8404701CA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	8404701CA SNJ54HC08J	Samples
8404701DA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	8404701DA SNJ54HC08W	Samples
JM38510/65203B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 65203B2A	Samples
JM38510/65203BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 65203BCA	Samples
JM38510/65203BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 65203BDA	Samples
M38510/65203B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 65203B2A	Samples
M38510/65203BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 65203BCA	Samples
M38510/65203BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 65203BDA	Samples
SN54HC08J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54HC08J	Samples
SN74HC08D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC08	Samples
SN74HC08DBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC08	Samples
SN74HC08DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC08	Samples
SN74HC08DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC08	Samples



www.ti.com

24-Aug-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
SN74HC08DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	HC08	Sampl
SN74HC08DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC08	Sampl
SN74HC08DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC08	Sampl
SN74HC08DT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC08	Sampl
SN74HC08DTE4	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC08	Sampl
SN74HC08N	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC08N	Sampl
SN74HC08NE4	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC08N	Samp
SN74HC08NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC08	Samp
SN74HC08NSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC08	Samp
SN74HC08PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC08	Samp
SN74HC08PWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC08	Samp
SN74HC08PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	HC08	Samp
SN74HC08PWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC08	Samp
SN74HC08PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC08	Samp
SN74HC08PWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC08	Samp
SNJ54HC08FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	84047012A SNJ54HC 08FK	Samp
SNJ54HC08J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	8404701CA SNJ54HC08J	Samp
SNJ54HC08W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	8404701DA	Samp



## PACKAGE OPTION ADDENDUM

24-Aug-2018

Orderable Device	Status	Package Type	_	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing	Qty	(2)	(6)	(3)		(4/5)	
									SNJ54HC08W	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54HC08, SN54HC08-SP, SN74HC08:

Catalog: SN74HC08, SN54HC08



# **PACKAGE OPTION ADDENDUM**

24-Aug-2018

Automotive: SN74HC08-Q1, SN74HC08-Q1

Military: SN54HC08

• Space: SN54HC08-SP

#### NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

# PACKAGE MATERIALS INFORMATION

www.ti.com 8-Nov-2018


# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC08DBR	SSOP	DB	14	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74HC08DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HC08DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HC08DR	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.3	8.0	16.0	Q1
SN74HC08DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HC08DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HC08DT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HC08PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC08PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC08PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC08PWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 8-Nov-2018



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC08DBR	SSOP	DB	14	2000	367.0	367.0	38.0
SN74HC08DR	SOIC	D	14	2500	367.0	367.0	38.0
SN74HC08DR	SOIC	D	14	2500	333.2	345.9	28.6
SN74HC08DR	SOIC	D	14	2500	364.0	364.0	27.0
SN74HC08DRG4	SOIC	D	14	2500	333.2	345.9	28.6
SN74HC08DRG4	SOIC	D	14	2500	367.0	367.0	38.0
SN74HC08DT	SOIC	D	14	250	210.0	185.0	35.0
SN74HC08PWR	TSSOP	PW	14	2000	364.0	364.0	27.0
SN74HC08PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74HC08PWRG4	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74HC08PWT	TSSOP	PW	14	250	367.0	367.0	35.0

# FK (S-CQCC-N\*\*)

# LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# W (R-GDFP-F14)

# CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated