











SN55HVD251, SN65HVD251

SLLS545G - NOVEMBER 2002-REVISED OCTOBER 2015

SNx5HVD251 Industrial CAN Bus Transceiver


Features

- Drop-In Improved Replacement for the PCA82C250 and PCA82C251
- Bus-Fault Protection of ±36 V
- Meets or Exceeds ISO 11898
- Signaling Rates⁽¹⁾ up to 1 Mbps
- High Input Impedance Allows up to 120 Nodes on
- Bus Pin ESD Protection Exceeds 14 kV HBM
- Unpowered Node Does Not Disturb the Bus
- Low-Current Standby Mode: 200-µA Typical
- Thermal Shutdown Protection
- Glitch-Free Power-Up and Power-Down CAN Bus Protection for Hot-Plugging
- DeviceNet Vendor ID #806
- The signaling rate of a line is the number of voltage transitions that are made per second expressed in bps (bits per second).

2 Applications

- **CAN Data Buses**
- Industrial Automation
- SAE J1939 Standard Data Bus Interface
- NMEA 2000 Standard Data Bus Interface

Block Diagram



3 Description

The HVD251 is intended for use in applications employing the Controller Area Network (CAN) serial communication physical layer in accordance with the ISO 11898 Standard. The HVD251 provides differential transmit capability to the bus and differential receive capability to a CAN controller at speeds up to 1 megabits per second (Mbps).

Designed for operation in harsh environments, the device features cross-wire, overvoltage and loss of ground protection to ±36 V. Also featured are overtemperature protection as well as -7-V to 12-V common-mode range, and tolerance to transients of ±200 V. The transceiver interfaces the single-ended CAN controller with the differential CAN bus found in industrial, building automation, and automotive applications.

Rs, pin 8, selects one of three different modes of operation: high-speed, slope control, or low-power mode. The high-speed mode of operation is selected by connecting pin 8 to ground, allowing the transmitter output transistors to switch as fast as possible with no limitation on the rise and fall slope. The rise and fall slope can be adjusted by connecting a resistor to ground at pin 8; the slope is proportional to the pin's output current. Slope control with an external resistor value of 10 k Ω gives about 15-V / μ s slew rate; 100 k Ω gives about 2-V/ μ s slew rate.

If a high logic level is applied to the Rs pin 8, the device enters a low-current standby mode where the driver is switched off and the receiver remains active. The local protocol controller returns the device to the normal mode when it transmits to the bus.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN55HVD251	WSON (8)	4.00 mm × 4.00 mm
SN65HVD251	SOIC (8)	4.90 mm × 3.91 mm
	PDIP (8)	9.81 mm × 6.35 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

2

Features 1

Applications 1

Description 1



 Detailed Description
 17

 8.1 Overview
 17

8.2 Functional Block Diagram 17

Table of Contents

5	Revision History	2		8.3 Feature Description	
J	Pin Configuration and Functions	4		8.4 Device Functional Modes	
6	Specifications	4	9	Application and Implementation	
	6.1 Absolute Maximum Ratings	4		9.1 Application Information	
	6.2 ESD Ratings	4		9.2 Typical Application	
	6.3 Recommended Operating Conditions	5		9.3 System Example	
	6.4 Thermal Information	5	10		
	6.5 Supply Current		11	Layout	
	6.6 Electrical Characteristics: Driver			11.1 Layout Guidelines	
	6.7 Electrical Characteristics: Receiver		40	11.2 Layout Example	
	6.8 VREF-Pin Characteristics		12	Device and Documentation Support	
	6.9 Power Dissipation Characteristics			12.1 Related Links	
	6.10 Switching Characteristics: Driver			12.2 Community Resources	
	6.11 Switching Characteristics: Device			12.3 Trademarks	
	6.12 Switching Characteristics: Receiver			12.5 Glossary	
	6.13 Dissipation Ratings		13	Mechanical, Packaging, and Orderable	30
7			13	Information	30
	Revision History TE: Page numbers for previous revisions may o	liffer from pag	je numb	ers in the current version.	
	nges from Revision F (June 2015) to Revisi		,		Page
	·			Changed the value of "CANH, CANL and GND"	4
Cha	nges from Revision E (March 2010) to Revis	sion F			Page
•		. ESD Rating			
;	and Documentation Support section, and Mech	i, Power Supp anical, Packa	oly Reco nging, ar	Feature Description section, Device Functional ammendations section, Layout section, Device and Orderable Information section	
;	and Documentation Support section, and Mech	i, Power Supp anical, Packa	oly Reco nging, ar	mmendations section, Layout section, Device	
;	and Documentation Support section, and Mech	i, Power Supp anical, Packa	oly Reco nging, ar	mmendations section, Layout section, Device and Orderable Information section	
• (and Documentation Support section, and Mech	n, Power Supp panical, Packa n Characteris	oly Reco nging, ar	mmendations section, Layout section, Device and Orderable Information section	
• (Cha	and Documentation Support section, and Mechanged the location of section "6.12 VREF-Pinges from Revision C (September 2005) to	n, Power Supp lanical, Packa n Characteris Revision D	oly Reco	mmendations section, Layout section, Device and Orderable Information section	Page
• Cha	and Documentation Support section, and Mechanged the location of section "6.12 VREF-Pinges from Revision C (September 2005) to Added device SN55HVD251	n, Power Supp eanical, Packa n Characteris Revision D	oly Reco	ammendations section, Layout section, Device and Orderable Information sectionsection 6.8	Page
Cha	and Documentation Support section, and Mechanged the location of section "6.12 VREF-Pinges from Revision C (September 2005) to Added device SN55HVD251	n, Power Supp lanical, Packa n Characteris Revision D	oly Reconging, ar	ammendations section, Layout section, Device and Orderable Information sectionsection 6.8	Page
• (Cha	and Documentation Support section, and Mechanged the location of section "6.12 VREF-Pinges from Revision C (September 2005) to Added device SN55HVD251	n, Power Supplemical, Packa n Characteris Revision D SCEIVER To:	oly Reconging, ar	mmendations section, Layout section, Device and Orderable Information sectionsection 6.8	Page
• (Cha	and Documentation Support section, and Mechanged the location of section "6.12 VREF-Pinges from Revision C (September 2005) to Added device SN55HVD251	n, Power Supplemical, Packa in Characterist Revision D SCEIVER To: Data Buses, S	oly Reconging, artics" to s	mmendations section, Layout section, Device and Orderable Information sectionsection 6.8	Page 1 1
• (Cha	and Documentation Support section, and Mechanged the location of section "6.12 VREF-Pinges from Revision C (September 2005) to Added device SN55HVD251	n, Power Suppleanical, Packa n Characteris Revision D SCEIVER To: Data Buses, S	oly Reconging, artics" to s	mmendations section, Layout section, Device of Orderable Information section	Page 1 1 1
Chaa	Added device SN55HVD251 Changed the DRJ Package. Changed the data sheet title From: CAN TRAN Deleted APPLICATIONS bullets: DeviceNet TM IStandard Data Bus Interface Deleted last paragraph from the DESCRIPTION	n, Power Supplemical, Packa n Characteris Revision D SCEIVER To: Data Buses, S	oly Reconging, artics" to s	mmendations section, Layout section, Device and Orderable Information section section 6.8 TRIAL CAN TRANSCEIVER stributed Systems (SDSTM), and ISO 11783	Page 1 1 1 1
Cha	Added device SN55HVD251 Changed the DRJ Package Changed the data sheet title From: CAN TRAN Deleted APPLICATIONS bullets: DeviceNet** Deleted last paragraph from the DESCRIPTION Added Electrical fast transient/burst to the Abs	n, Power Supplemical, Packa n Characteris Revision D SCEIVER To: Data Buses, S N - "The HVD2 Max Ratings to	oly Reconging, artics" to see the second sec	mmendations section, Layout section, Device and Orderable Information section section 6.8 TRIAL CAN TRANSCEIVER stributed Systems (SDSTM), and ISO 11783	Page 1 1 1 1
• (Cha	Added device SN55HVD251	n, Power Suppleanical, Packa n Characteris Revision D SCEIVER To: Data Buses, S N - "The HVD2 Max Ratings in	oly Reconging, artics" to see the second sec	mmendations section, Layout section, Device of Orderable Information section	Page 1 1 1 1
Chaa	and Documentation Support section, and Mechanged the location of section "6.12 VREF-Pinges from Revision C (September 2005) to Added device SN55HVD251	Revision D SCEIVER To: Data Buses, S The HVD2 Max Ratings to rating condition	oly Reconging, artics" to see the second sec	mmendations section, Layout section, Device and Orderable Information section section 6.8 TRIAL CAN TRANSCEIVER stributed Systems (SDSTM), and ISO 11783	Page 1 1 1 1

Submit Documentation Feedback

Copyright © 2002–2015, Texas Instruments Incorporated

Added DRJ to the Junction-to-case thermal resistance 5
Added DRJ to the Junction-to-board thermal resistance 5




www.ti.com

•	Added the SUPPLY CURRENT table	5
•	Deleted ICC - Supply current from the DRIVER ELECTRICAL CHARACTERISTICS	5
•	Added T ≥ -40°C to V _{O(D)} Test Conditions in the DRIVER ELECTRICAL CHARACTERISTICS	
•	Added R_{NODE} = 330 Ω to Differential output voltage (Dominant) (second line of Test Conditions) in the DRIVER ELECTRICAL table	
•	Added a third line of Test Conditions to Differential output voltage (Dominant) in the DRIVER ELECTRICAL table	5
•	Added T ≤ 85°C to V _{OD®)} Test Conditions in the DRIVER ELECTRICAL CHARACTERISTICS	5
•	Deleted ICC - Supply current from the RECEIVER ELECTRICAL CHARACTERISTICS	
•	Added Receiver noise rejection row to the RECEIVER ELECTRICAL CHARACTERISTIC table	
•	Added TYP values to the Differential output signal rise and fall times in the DRIVER SWITCHING CHARACTERISTIC table	7
•	Changed table title From: ABSOLUTE MAXIMUM POWER DISSIPATION RATINGS To: PACKAGE DISSIPATION RATINGS	8
•	Added the SON (DRJ) option to the PACKAGE DISSIPATION RATINGS table	8
•	Changed Figure 1 title From: t _{LOOP1-LOOP} TIME To: RECESSIVE-TO-DOMINANT LOOP DELAY	9
•	Changed Figure 2 title From: t _{LOOP2-LOOP} TIME To: DOMINANT-TO-RECESSIVE LOOP DELAY	
•	Changed Figure 4 From: DRIVER LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE To: DRIVER OUTPUT VOLTAGE vs OUTPUT CURRENT	9
•	Changed Figure 5 From: DRIVER HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE To: DRIVER DIFFERENTIAL OUTPUT VOLTAGE vs OUTPUT CURRENT	9
•	Changed Figure 8 title From: DIFFERENTIAL OUTPUT FALL TIME To: DIFFERENTIAL OUTPUT TRANSITION TIME	ИЕ <mark>9</mark>
•	Changed Figure 12 - Driver V _{OD} , label R _{NODE} was 330Ω±1%	
•	Changed Table 1 header From: MEASURED To: DIFFERENTIAL INPUT	13
•	Added Note B to Figure 22	16
•	Added a row (X Open) to Table 2 - Driver	19
Cł	hanges from Revision B (September 2003) to Revision C	Page
•	Changed the front page format	1
•	Changed Junction temperature, T _J - SOIC Package MAX value From 150°C To: 145°C	
	Changed the THERMAL CHARACTERISTICS table values	
<u>.</u>	Changed the ABSOLUTE MAXIMUM POWER DISSIPATION RATINGS table values	
Cł	hanges from Revision A (September 2003) to Revision B	Page
•	Changed the front page format	1
•	Changed DESCRIPTION text From: and tolerance to transients of ±50 V To: and tolerance to transients of ±200 V	
Cł	hanges from Original (November 2002) to Revision A	Page
•	Changed multiple items within the document	1



5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
CANH	7	I/O	High-level CAN bus line
CANL	6	I/O	Low-level CAN bus line
D	1	I	CAN transmit data input (LOW for dominant and HIGH for recessive bus states), also called TXD, driver input
GND	2	GND	Ground connection
R	4	0	CAN receive data output (LOW for dominant and HIGH for recessive bus states), also called RXD, receiver output
R _S	8	I	Mode select pin: strong pulldown to GND = high-speed mode, strong pull up to V_{CC} = low-power mode, 10 -kΩ to 100 -kΩ pulldown to GND = slope control mode
V _{CC}	3	Supply	Transceiver 5-V supply voltage
V_{REF}	5	0	Reference output voltage

6 Specifications

6.1 Absolute Maximum Ratings(1)(2)

			MIN	MAX	UNIT
Supply voltage, V _{CC}			-0.3	7	V
Voltage at any bus pin(CANH or CANL)			-36	36	V
Transient voltage per ISO 76	637, pulse 1, 2, 3a, 3b	CANH, CANL	-200	200	V
Input voltage, V _I (D, Rs, or F	R)		-0.3	V _{CC} + 0.5	V
Receiver output current, IO			-10	10 mA	mA
	IEC 61000-4-4, Classification B	CANH, CANL	-3	3	kV
Continuous total power dissipation			(see Dissipa	ation Ratings)	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground pin.

6.2 ESD Ratings

				VALUE	UNIT
V Flactrostatic discharge	Human body model (HBM), per	All pins	±6000		
	Electrostatic discharge	ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	CANH, CANL and GND	±14000	V
V _(ESD)	License and algeriange	Charged-device model (CDM), per JEDEC C101 (2)	specification JESD22-	±1000	•

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
Supply voltage, V _{CC}	4.5	5.5	V	
Voltage at any bus terminal (separately or common	n mode) V _I or V _{IC}	-7 ⁽¹⁾	12	V
High-level input voltage, V _{IH}	D input	0.7 V _{CC}		V
Low-level input voltage, V _{IL}	D input		0.3 V _{CC}	V
Differential input voltage, V _{ID}	•	-6	6	V
Input voltage to Rs, V _{I(Rs)}		0	V _{CC}	V
Input voltage at Rs for standby, V _{I(Rs)}		0.75 V _{CC}	V _{CC}	V
Rs wave-shaping resistance		0	100	kΩ
High lovel output output	Driver	-50		A
High-level output current, I _{OH}	Receiver	-4		mA
Law law law at a second 1	Driver		50	A
Low-level output current, I _{OL}	Receiver		4	mA
Operating free-air temperature, T _A	SN65HVD251	-40	125	°C
	SN55HVD251	-55	125	-0
Junction temperature, T _J			145	°C

⁽¹⁾ The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

6.4 Thermal Information

		SN55HVD251	SN65H		
THERMAL METRIC ⁽¹⁾		DRJ (SON)	D (SOIC)	P (PDIP)	UNIT
		8 PINS	8 PINS	8 PINS	
R ₀ JC(top)	Junction-to-case (top) thermal resistance	52	44.6	66.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	73	78.7	48.9	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Supply Current

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT	
I _{CC} Supply		Standby	Rs at V _{CC} , D at V _{CC}			275	μΑ
	Supply current	Dominant	D at 0 V, 60-Ω load, Rs at 0 V			65	A
		Recessive	D at V _{CC} , no load, Rs at 0 V			14	mA

⁽¹⁾ All typical values are at 25°C and with a 5-V supply.

6.6 Electrical Characteristics: Driver

over recommended operating conditions (unless otherwise noted).

PARAMETER			TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V	Bus output voltage CANH Figure 10 and Figure 11 , (Dominant) CANL Dat 0 V Rs at 0 V, T ≥ -40°C	Figure 10 and Figure 11,	2.75	3.5	4.5		
$V_{O(D)}$		CANL	D at 0 V Rs at 0 V, T ≥ -40°C	0.5		2	V
V	Bus output voltage	CANH	Figure 10 and Figure 11 , D at 0.7 V _{CC} ,	2	2.5	3	V
V _{O(R)}	(Recessive)	CANL	Rs at 0 V	2	2.5	3	
			Figure 10 , D at 0 V, Rs at 0 V	1.5	2	3	V
V _{OD(D)}	Differential output voltage (Dominant)	Figure 12 , D at 0 V, Rs at 0 V, R_{NODE} = 330 Ω	1.2	2	3.1	V
VOD(D)	Differential output voltage (Dominant)		Figure 12 , D at 0 V, Rs at 0 V, R _{NODE} = 165 Ω , V _{CC} \geq 4.75 V	1.2	2	3.1	V
V	Differential output voltage (Recessive)		Figure 10 and Figure 11 , D at 0.7 V _{CC}	-120		12	mV
$V_{OD(R)}$			D at 0.7 V _{CC} , no load, T ≤ 85°C	-0.5		0.05	V

(1) All typical values are at 25°C and with a 5-V supply.



Electrical Characteristics: Driver (continued)

over recommended operating conditions (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
$V_{OC(pp)}$	Peak-to-peak common-mode output voltage	Figure 18, Rs at 0 V		600		mV
I _{IH}	High-level input current, D Input	D at 0.7 V _{CC}	-40		0	μΑ
I _{IL}	Low-level input current, D Input	D at 0.3 V _{CC}	-60		0	μΑ
	Short-circuit steady-state output current	Figure 20, V _{CANH} at -7 V, CANL Open	-200			
		Figure 20, V _{CANH} at 12 V, CANL Open			2.5	A
I _{OS(SS)}		Figure 20, V _{CANL} at -7 V, CANH Open	-2			mA
		Figure 20, V _{CANL} at 12 V, CANH Open			200	
Co	Output capacitance	See receiver input capacitance				
l _{OZ}	High-impedance output current	See receiver input current				
I _{IRs(s)}	Rs input current for standby	Rs at 0.75 V _{CC}	-10			μΑ
I _{IRs(f)}	Rs input current for full speed operation	Rs at 0 V	-550		0	μΑ

6.7 Electrical Characteristics: Receiver

over recommended operating conditions (unless otherwise noted).

	PARAMETER	TEST CONDITION	ONS	MIN	TYP	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage				750	900	
$V_{\text{IT-}}$	Negative-going input threshold voltage	Rs at 0 V, (See Table 1)		500	650		mV
V_{hys}	Hysteresis voltage (V _{IT+} - V _{IT-})				100		
V_{OH}	High-level output voltage	Figure 15, $I_0 = -4 \text{ mA}$		0.8 V _{CC}			V
V _{OL}	Low-level output voltage	Figure 15, I _O = 4 mA				0.2 V _{CC}	V
	Bus input current	CANH or CANL at 12 V				600	
		CANH or CANL at 12 V, V _{CC} at 0 V	Other bus pin at 0 V, Rs at 0 V, D at 0.7 V _{CC}			715	
I _I		CANH or CANL at -7 V		-460			μA
		CANH or CANL at -7 V, V _{CC} at 0 V		-340			
Cı	Input capacitance, (CANH or CANL)	Pin-to-ground, $V_I = 0.4 \sin V$, D at 0.7 V_{CC}	(4E6πt) + 0.5		20		pF
C _{ID}	Differential input capacitance	Pin-to-pin, $V_I = 0.4 \sin (4E6 $ at 0.7 V_{CC}	Sπt) + 0.5 V, D		10		pF
R _{ID}	Differential input resistance	D at 0.7 V _{CC} , Rs at 0 V		40		100	kΩ
R _{IN}	Input resistance, (CANH or CANL)	D at 0.7 V _{CC} , Rs at 0 V		20		50	kΩ
	Receiver noise rejection	See Figure 22					

6.8 VREF-Pin Characteristics

over recommended operating conditions (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V _O Reference	Deference cutout valtage	–5 μA < I _O < 5 μA	0.45 V _{CC}	0.55 V _{CC}	\/
	Reference output voltage	–50 μA < I _O < 50 μA	0.4 V _{CC}	0.6 V _{CC}	V

Submit Documentation Feedback

Copyright © 2002–2015, Texas Instruments Incorporated



6.9 Power Dissipation Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P _D	Device power dissipation	V_{CC} = 5 V, Tj = 27°C, RL = 60 Ω , R _S at 0 V, Input to D a 500-kHz 50% duty cycle square wave	97.7			mW
		V_{CC} = 5.5 V, Tj = 130°C, RL = 60 Ω, R _S at 0 V, Input to D a 500-kHz 50% duty cycle square wave		142		mW
T _{SD}	Thermal shutdown junction temperature			165		°C

6.10 Switching Characteristics: Driver

over recommended operating conditions (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Figure 13, Rs at 0 V		40	70	
t _{pLH}	Propagation delay time, low-to-high-level output	Figure 13, Rs with 10 $k\Omega$ to ground		90	125	
		Figure 13, Rs with 100 $k\Omega$ to ground		500	800	
		Figure 13, Rs at 0 V		85	125	
t _{pHL}	Propagation delay time, high-to-low-level output	Figure 13, Rs with 10 $k\Omega$ to ground		200	260	
		Figure 13, Rs with 100 k Ω to ground		1150	1450	
	Pulse skew (t _{pHL} - t _{pLH})	Figure 13, Rs at 0 V		45	85	
t _{sk(p)}		Figure 13, Rs with 10 k Ω to ground		110	180	ns
		Figure 13, Rs with 100 k Ω to ground		650	900	
t _r	Differential output signal rise time	Figure 42 Pa et 0.V	35	80	100	
t _f	Differential output signal fall time	Figure 13, Rs at 0 V	35	80	100	
t _r	Differential output signal rise time	Figure 42 De with 40 lo to sure d	100	150	250	
t _f	Differential output signal fall time	Figure 13, Rs with 10 kΩ to ground	100	150	250	
t _r	Differential output signal rise time	Figure 42 De with 400 lo to arrow d	600	950	1550	
t _f	Differential output signal fall time	Figure 13, Rs with 100 k Ω to ground	600	950	1550	
t _{en}	Enable time from standby to dominant	Figure 17			0.5	μs

6.11 Switching Characteristics: Device

over recommended operating conditions (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{loop1}		Figure 19, Rs at 0 V		60	100	
	Total loop delay, driver input to receiver output, recessive to dominant	Figure 19, Rs with 10 $k\Omega$ to ground		100	150	ns
	output, recessive to dominant	Figure 19, Rs with 100 kΩ to ground		440	800	
	Total loop delay, driver input to receiver output, dominant to recessive	Figure 19, Rs at 0 V		115	150	
t _{loop2}						ns
		Figure 19, Rs with 100 k Ω to ground		1070	1450	
t _{loop2}	Total loop delay, driver input to receiver output, dominant to recessive	Figure 19, Rs at 0 V, V _{CC} from 4.5 V to 5.1 V		105	145	ns



6.12 Switching Characteristics: Receiver

over recommended operating conditions (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{pLH}	Propagation delay time, low-to-high-level output			35	50	
t _{pHL}	Propagation delay time, high-to-low-level output			35	50	
t _{sk(p)}	Pulse skew (t _{pHL} - t _{pLH})	Figure 15			20	20
t _r	Output signal rise time			2	4	ns
t _f	Output signal fall time			2	4	
t _{p(sb)}	Propagation delay time in standby	Figure 21, Rs at V _{CC}			500	

6.13 Dissipation Ratings


PACKAGE	CIRCUIT BOARD MODEL	T _A = 25°C POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING					
SOIC (D)	Low-K ⁽²⁾	576 mW	4.8 mW/°C	288 mW	96 mW					
SOIC (D)	High-K ⁽³⁾	924 mW	7.7 mW/°C	462 mW	154 mW					
DDID (D)	Low-K ⁽²⁾	888 mW	7.4 mW/°C	444 mW	148 mW					
PDIP (P)	High-K ⁽³⁾	1212 mW	10.1 mW/°C	606 mW	202 mW					
	Low-K ⁽²⁾	403 mW	4.03 mW/°C	262 mW	100 mW					
WSON (DRJ)	High-K (no Vias) ⁽³⁾	1081 mW	10.8 mW/°C	703 mW	270 mW					
	High-K (with Vias)	2793 mW	27.9 mW/°C	1815 mW	698 mW					

This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

In accordance with the Low-K thermal metric definitions of EIA/JESD51-3. In accordance with the High-K thermal metric definitions of EIA/JESD51-7.



6.14 Typical Characteristics





Typical Characteristics (continued)




Figure 9. Input Resistance Matching vs Free-Air Temperature



7 Parameter Measurement Information




Figure 10. Driver Voltage, Current, and Test Definition




Figure 11. Bus Logic State Voltage Definitions




Figure 12. Driver V_{OD}






Figure 13. Driver Test Circuit and Voltage Waveforms






Figure 14. Receiver Voltage and Current Definitions



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, $t_r \leq$ 6ns, $t_f \leq$ 6ns, $Z_O = 50 \Omega$.
- B. C_L includes instrumentation and fixture capacitance within ±20%.

Figure 15. Receiver Test Circuit and Voltage Waveforms





This test is conducted to test survivability only. Data stability at the R output is not specified.

Figure 16. Test Circuit, Transient Overvoltage Test

INI	PUT	DIFFERENTIAL INPUT	OUT	PUT						
V _{CANH}	V _{CANL}	V _{ID}	i	R						
12 V	11.1 V	900 mV	L							
-6.1 V	-7 V	900 mV	L	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \						
-1 V	–7 V	6 V	L	V _{OL}						
12 V	6 V	6 V	L							
-6.5 V	-7 V	500 mV	Н							
12 V	11.5 V	500 mV	Н							
-7 V	-1 V	6 V	Н	V _{OH}						
6 V	12 V	6 V	Н							
open	open	Х	Н							

Table 1. Receiver Characteristics Over Common Mode Voltage





Figure 17. T_{en} Test Circuit and Voltage Waveforms





The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, $t_r \leq$ 6ns, $t_f \leq$ 6ns, $Z_O = 50 \ \Omega$.

Figure 18. Peak-to-Peak Common Mode Output Voltage




Figure 19. T_{LOOP} Test Circuit and Voltage Waveforms








Figure 20. Driver Short-Circuit Test



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, $t_r \leq$ 6ns, $t_f \leq$ 6ns, $Z_O = 50 \Omega$.
- B. CL includes instrumentation and fixture capacitance within ±20%.

Figure 21. Receiver Propagation Delay in Standby Test Circuit and Waveform





- A. All input pulses are supplied by a generator having the following characteristics: $f_{IN} < 1.5$ MHz, $T_A = 25$ °C, $V_{CC} = 5$ V.
- B. The receiver output should not change state during application of the common-mode input waveform.

Figure 22. Common-Mode Input Voltage Rejection Test




8 Detailed Description

8.1 Overview

The SNx5HVD251CAN bus transceiver is compatible with the ISO 11898-2 High Speed CAN (Controller Area Network) physical layer standard. It is design to interface between the differential bus lines in controller area network and the CAN protocol controller at data rates up to 1 Mbps.

8.2 Functional Block Diagram



8.3 Feature Description




Figure 23. Function Diagram (Positive Logic)

8.3.1 Mode Control

R_S, Pin 8, selects one of three possible modes of operation: high-speed, slope control, or low-power mode.

8.3.2 High-Speed Mode

The high-speed mode of operation can be selected by setting $R_{\rm S}$ (Pin 8) low. High-speed allows the output to switch as fast as possible with no internal limitations on the output rise and fall slopes. The CAN bus driver and receiver are fully operational and the CAN communication is bi-directional. The driver is translating a digital input on D to a differential output on CANH and CANL. The receiver is translating the differential signal from CANH and CANL to a digital output on R.

8.3.3 Slope Control Mode

The rise and fall slope of the SNx5HVD251 driver output can be adjusted by connecting a resistor from Rs (Pin 8) to ground (GND), or to a low-level input voltage as shown in Figure 24. The slope of the driver output signal is proportional to the pin's output current. This slope control is implemented with an external resistor value of 10 k Ω to achieve a ~15-V/ μ s slew rate, and up to 100 k Ω to achieve a ~2.0-V/ μ s slew rate. Figure 8 shows a plot of differential output transition time vs slope resistance from which the slew rate can be calculated.



Feature Description (continued)

8.3.4 Low-Power Mode

If a high-level input (>0.75 V_{CC}) is applied to R_S (Pin 8), the circuit enters a low-current, listen only standby mode during which the driver is switched off and the receiver remains active. If using this mode to save system power while waiting for bus traffic, the local controller can monitor the R output pin for a falling edge which indicates that a dominant signal was driven onto the CAN bus. The local controller can then drive the R_S pin low to return to slope control mode or high-speed mode.

NOTE

Silent mode may be used to implement babbling idiot protection, to ensure that the driver does not disrupt the network during a local fault. Silent mode may also be used in redundant systems to select or de-select the redundant transceiver (driver) when needed.




Figure 24. Slope Control

8.3.5 Thermal Shutdown

The SNx5HVD251 has a thermal shutdown feature that turns off the driver outputs when the junction temperature nears 165°C. This shutdown prevents catastrophic failure from bus shorts, but does not protect the circuit from possible damage. The user should strive to maintain recommended operating conditions and not exceed absolute-maximum ratings at all times. If an SNx5HVD251 is subjected to many, or long-duration faults that can put the device into thermal shutdown, it should be replaced.



8.4 Device Functional Modes

Table 2. Driver

INPUTS	Voltage et B. V	OUT	BUS STATE	
D	Voltage at R _s , V _{Rs}	CANH	CANL	DUS STATE
L	V _{Rs} < 1.2 V	Н	L	Dominant
Н	V _{Rs} < 1.2 V	Z	Z	Recessive
Open	X	Z	Z	Recessive
X	V _{Rs} > 0.75 V _{CC}	Z	Z	Recessive
Х	Open	Z	Z	Recessive

Table 3. Receiver

DIFFERENTIAL INPUTS [V _{ID} = V(CANH) - V(CANL)]	OUTPUT R ⁽¹⁾
V _{ID} ≥ 0.9 V	L
0.5 V < V _{ID} < 0.9 V	?
V _{ID} ≤ 0.5 V	Н
Open	Н

(1) H = high level; L = low level; X = irrelevant; ? = indeterminate; Z = high impedance






Figure 25. Equivalent Input and Output Schematic Diagrams



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The CAN bus has two states during powered operation of the device; dominant and recessive. A dominant bus state is when the bus is driven differentially, corresponding to a logic low on the D and R pin. A recessive bus state is when the bus is biased to $V_{CC}/2$ via the high-resistance internal resistors R_{IN} and R_{ID} of the receiver, corresponding to a logic high on the D and R pins. See Figure 26 and Figure 27.




Figure 26. Bus States




Figure 27. Simplified Recessive Common Mode Bias and Receiver

The HVD251 CAN transceiver is typically used in applications with a host microprocessor or FPGA that includes the link layer portion of the CAN protocol. The different nodes on the network are typically connected through the use of a $120-\Omega$ characteristic impedance twisted pair cable with termination on both ends of the bus.

Copyright © 2002–2015, Texas Instruments Incorporated



Application Information (continued)

The basics of bus arbitration require that the receiver at the sending node designate the first bit as dominant or recessive after the initial wave of the first bit of a message travels to the most remote node on a network and back again. Typically, this *sample* is made at 75% of the bit width, and within this limitation, the maximum allowable signal distortion in a CAN network is determined by network electrical parameters.

Factors to be considered in network design include the 5 ns/m propagation delay of typical twisted-pair bus cable; signal amplitude loss due to the loss mechanisms of the cable; and the number, length, and spacing of drop-lines (stubs) on a network. Under strict analysis, variations among the different oscillators in a system must also be accounted for with adjustments in signaling rate and stub and bus length. Table 4 lists the maximum signaling rates achieved with the HVD251 in high-speed mode with several bus lengths of category-5, shielded twisted-pair (CAT 5 STP) cable.

Table 4. Maximum Signaling Rates for Various Cable Lengths

BUS LENGTH (m)	SIGNALING RATE (kbps)
30	1000
100	500
250	250
500	125
1000	62.5

The ISO 11898 standard specifies a maximum bus length of 40 meters and maximum stub length of 0.3 meters with a maximum of 30 nodes. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes on a bus. (Note: Non-standard application may come with a trade-off in signaling rate.) A bus with a large number of nodes requires a transceiver with high input impedance such as the HVD251.

The Standard specifies the interconnect to be a single twisted-pair cable (shielded or unshielded) with $120-\Omega$ characteristic impedance (Zo). Resistors equal to the characteristic impedance of the line terminate both ends of the cable to prevent signal reflections. Unterminated drop-lines connect nodes to the bus and should be kept as short as possible to minimize signal reflections.

Connectors, while not specified by the ISO 11898 standard, should have as little effect as possible on standard operating parameters such as capacitive loading. Although unshielded cable is used in many applications, data transmission circuits employing CAN transceivers are usually used in applications requiring a rugged interconnection with a wide common-mode voltage range. Therefore, shielded cable is recommended in these electronically harsh environments, and when coupled with the –2-V to 7-V common-mode range of tolerable ground noise specified in the standard, helps to ensure data integrity. The HVD251 extends data integrity beyond that of the standard with an extended –7-V to 12-V range of common-mode operation.






Figure 28. Typical CAN Differential Signal Eye-Pattern

An eye pattern is a useful tool for measuring overall signal quality. As displayed in Figure 28, the differential signal changes logic states in two places on the display, producing an *eye*. Instead of viewing only one logic crossing on the scope, an entire *bit* of data is brought into view. The resulting eye pattern includes all effects of systemic and random distortion, and displays the time during which a signal may be considered valid.

The height of the eye above or below the receiver threshold voltage level at the sampling point is the noise margin of the system. Jitter is typically measured at the differential voltage zero-crossing during the logic state transition of a signal. Note that jitter present at the receiver threshold voltage level is considered by some to be a more effective representation of the jitter at the input of a receiver.

As the sum of skew and noise increases, the eye closes and data is corrupted. Closing the width decreases the time available for accurate sampling, and lowering the height enters the 900-mV or 500-mV threshold of a receiver.

Different sources induce noise onto a signal. The more obvious noise sources are the components of a transmission circuit themselves; the signal transmitter, traces & cables, connectors, and the receiver. Beyond that, there is a termination dependency, cross-talk from clock traces and other proximity effects, V_{CC} and ground bounce, and electromagnetic interference from near-by electrical equipment.

The balanced receiver inputs of the HVD251 mitigate most sources of signal corruption, and when used with a quality shielded twisted-pair cable, help meet data integrity.



9.2 Typical Application




Figure 29. Typical Application Schematic

9.2.1 Design Requirements

9.2.1.1 Bus Loading, Length, and Number of Nodes

The ISO11898 Standard specifies up to 1-Mbps data rate, maximum bus length of 40 meters, maximum drop line (stub) length of 0.3 meters and a maximum of 30 nodes. However, with careful network design, the system may have longer cables, longer stub lengths, and many more nodes to a bus. Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO11898 standard. They have made system level trade-offs for data rate, cable length, and parasitic loading of the bus. Examples of some of these specifications are ARINC825, CANopen, CAN Kingdom, DeviceNet and NMEA200.




Figure 30. Typical CAN Bus



Typical Application (continued)

A high number of nodes requires a transceiver with high input impedance and wide common mode range such as the SNx5HVD251 CAN transceiver. ISO11898-2 specifies the driver differential output with a $60-\Omega$ load (two $120-\Omega$ termination resistors in parallel) and the differential output must be greater than 1.5 V. The SNx5HVD251 devices are specified to meet the 1.5-V requirement with a $60-\Omega$ load, and additionally specified with a differential output voltage minimum of 1.2 V across a common mode range of -2 V to 7 V via a $330-\Omega$ coupling network. This network represents the bus loading of 120 SNx5HVD251 transceivers based on their minimum differential input resistance of 40 k Ω . Therefore, the SNx5HVD251 supports up to 120 transceivers on a single bus segment with margin to the 1.2-V minimum differential input voltage requirement at each node.

For CAN network design, margin must be given for signal loss across the system and cabling, parasitic loadings, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes may be lower. Bus length may also be extended beyond the original ISO 11898 standard of 40 meters by careful system design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1 km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898 CAN standard.

9.2.2 Detailed Design Procedure

9.2.2.1 CAN Termination

The ISO 11898 standard specifies the interconnect to be a twisted pair cable (shielded or unshielded) with $120-\Omega$ characteristic impedance (Z_O). Resistors equal to the characteristic impedance of the line should be used to terminate both ends of the cable to prevent signal reflections. Unterminated drop lines (stubs) connecting nodes to the bus should be kept as short as possible to minimize signal reflections. The termination may be on the cable or in a node, but if nodes may be removed from the bus the termination must be carefully placed so that it is not removed from the bus.

Termination is typically a $120-\Omega$ resistor at each end of the bus. If filtering and stabilization of the common mode voltage of the bus is desired, then split termination may be used (see Figure 30). Split termination utilizes two $60-\Omega$ resistors with a capacitor in the middle of these resistors to ground. Split termination improves the electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common mode voltages at the start and end of message transmissions.

Care should be taken when determining the power ratings of the termination resistors. A typical worst case fault condition is if the system power supply and ground were shorted across the termination resistance which would result in much higher current through the termination resistance than the CAN transceiver's current limit.

Standard Termination CANH CANH Transceiver CAN CANH CAN Transceiver CANL CANL

Figure 31. CAN Termination



Typical Application (continued)

9.2.2.2 Loop Propagation Delay

Transceiver loop delay is a measure of the overall device propagation delay, consisting of the delay from the driver input (D pin) to the differential outputs (CANH and CANL pins), plus the delay from the receiver inputs (CANH and CANL) to its output pin.

A typical loop delay for the SNx5HVD251 transceiver is displayed in Figure 32. This loop delay will increase as the slope of the driver output is slowed during slope control mode. This increased loop delay means that there is a tradeoff between the total bus length able to be used and the driver's output slope used via the slope control pin of the device. For example, the loop delay for a 10-k Ω resistor from the R_S pin to ground is ~100 ns, and the loop delay for a 100-k Ω resistor is ~500 ns. Therefore, if we use the following rule-of-thumb that the propagation delay of typical twisted pair bus cable is 5 ns/m, we can calculate an approximate cable length trade-off between normal high-speed mode and slope control mode with a 100-k Ω resistor. Using typical values, the loop delay for a recessive to dominant bit with R_S tied directly to ground is 60ns, and with a 100-k Ω resistor is 440 ns. At 5-ns/m of propagation delay, which you have to count in both directions the difference is 38 meters (440 – 60)/(2 x 5).

Another option to improving the electromagnetic emissions of the device besides slowing down the edge rates of the driver in slope control mode is using quality shielded bus cabling.

9.2.3 Application Curve




Figure 32. t_{LOOP} Delay

9.3 System Example

9.3.1 ISO 11898 Compliance of HVD251 5-V CAN Bus Transceiver

9.3.1.1 Introduction

The SNx5HVD251 CAN transceiver is a 5-V CAN transceiver that meets or exceeds the specification of the ISO 11898 standard for applications employing a controller area network.

9.3.1.2 Differential Signal

CAN is a differential bus where complementary signals are sent over two wires and the voltage difference between the two wires defines the logical state of the bus. The differential CAN receiver monitors this voltage difference and outputs the bus state with a single ended logic level output signal.

Submit Documentation Feedback

Copyright © 2002–2015, Texas Instruments Incorporated



System Example (continued)




Figure 33. Differential Output Waveform

The CAN driver creates the differential voltage between CANH and CANL in the dominant state. The dominant differential output of the HVD251 is greater than 1.5 V and less than 3 V across a $60-\Omega$ load as defined by the ISO 11898 standard. Figure 33 shows CANH, CANL, and the differential dominant state level for the SNx5HVD251.

A CAN receiver is required to output a recessive state when less than 500 mV of differential voltage exists on the bus, and a dominant state when more than 900 mV of differential voltage exists on the bus. The CAN receiver must do this with common-mode input voltages from -2 V to 7 V.

9.3.1.3 Common-Mode Signal

A common-mode signal is an average voltage of the two signal wires that the differential receiver rejects. The common-mode signal comes from the CAN driver, ground noise, and coupled bus noise. Since the bias voltage of the recessive state of the device is dependent on V_{CC} , any noise present or variation of V_{CC} will have an effect on this bias voltage seen by the bus. The HVD251 CAN transceiver has the recessive bias voltage set to 0.5 \times V_{CC} to comply with the ISO 11898-2 CAN standard.




10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100-nF ceramic capacitor located as close as possible to the V_{CC} supply pins as possible. The TPS76350 is a linear voltage regulator suitable for the 5-V supply rail.

11 Layout

11.1 Layout Guidelines

In order for the PCB design to be successful, start with design of the protection and filtering circuitry. Because ESD and EFT transients have a wide frequency bandwidth from approximately 3-MHz to 3-GHz, high frequency layout techniques must be applied during PCB design. On chip IEC ESD protection is good for laboratory and portable equipment but is usually not sufficient for EFT and surge transients occurring in industrial environments. Therefore robust and reliable bus node design requires the use of external transient protection devices at the bus connectors. Placement at the connector also prevents these harsh transient events from propagating further into the PCB and system.





High frequency current follows the path of least inductance and not the path of least resistance.

Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device.

An example placement of the Transient Voltage Suppression (TVS) device indicated as D1 (either bi-directional diode or varistor solution) and bus filter capacitors C5 and C7 are shown in Figure 34.

The bus transient protection and filtering components should be placed as close to the bus connector, J1, as possible. This prevents transients, ESD and noise from penetrating onto the board and disturbing other devices.

Bus termination: Figure 31 shows split termination. This is where the termination is split into two resistors, R5 and R6, with the center or split tap of the termination connected to ground via capacitor C6. Split termination provides common mode filtering for the bus. When termination is placed on the board instead of directly on the bus, care must be taken to ensure the terminating node is not removed from the bus as this will cause signal integrity issues if the bus is not properly terminated on both ends.

Bypass and bulk capacitors should be placed as close as possible to the supply pins of transceiver, examples C2, C3 (V_{CC}).

Use at least two vias for V_{CC} and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.

To limit current of digital lines, serial resistors may be used. Examples are R1, R2, R3 and R4.

To filter noise on the digital IO lines, a capacitor may be used close to the input side of the IO as shown by C1 and C4.

Since the internal pull up and pull down biasing of the device is weak for floating pins, an external $1-k\Omega$ to $10-k\Omega$ pullup or pulldown resistor should be used to bias the state of the pin more strongly against noise during transient events.

Pin 1: If an open-drain host processor is used to drive the D pin of the device an external pullup resistor between 1 k Ω and 10 k Ω should be used to drive the recessive input state of the device.

Pin 5: is V_{REF} output voltage reference, if used, this pin should be tied to the common mode point of the split termination. If V_{REF} is not used, the pin can be left floating.

Pin 8: is shown assuming the mode pin, R_s , will be used. If the device will only be used in high-speed mode or slope control mode, R3 is not needed and the pads of C4 could be used for the pulldown resistor to GND.

8 Submit Documentation Feedback

Copyright © 2002–2015, Texas Instruments Incorporated



11.2 Layout Example




Figure 34. Layout Example Recommendation



12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 5. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN55HVD251	Click here	Click here	Click here	Click here	Click here
SN65HVD251	SN65HVD251 Click here		Click here	Click here	Click here

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN55HVD251DRJR	ACTIVE	SON	DRJ	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	SN55 HVD251	Samples
SN65HVD251D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP251	Samples
SN65HVD251DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP251	Samples
SN65HVD251DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP251	Samples
SN65HVD251DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP251	Samples
SN65HVD251P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 125	65HVD251	Samples
SN65HVD251PE4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 125	65HVD251	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

24-Aug-2018

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN65HVD251:

Automotive: SN65HVD251-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Jun-2016

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN55HVD251DRJR	SON	DRJ	8	1000	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
SN65HVD251DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 15-Jun-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN55HVD251DRJR	SON	DRJ	8	1000	210.0	185.0	35.0	
SN65HVD251DR	SOIC	D	8	2500	340.5	338.1	20.6	

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



DRJ (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Package complies to JEDEC MO-229 variation WGGB.



DRJ (S-PWSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206882/F 01/11

NOTE: All linear dimensions are in millimeters



DRJ (S-PWSON-N8)

SMALL PACKAGE OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com https://www.ti.com.
- E. Laser cutting apertures with electropolish and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances and vias tenting recommendations for vias placed in the thermal pad.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated